

# ■Absolute Maximum Ratings

| ltem  | Symbol               | Min                    | Max                    | Unit | Conditions · Note        |
|---|----------------------|------------------------|------------------------|------|--------------------------|
| Input voltage for DC/DC converter                   | $V_{\rm IN}$         | -0.3                   | 28                     | Vdc  | Between Vin(+) to Vin(-) |
| Minimum operating input voltage for DC/DC converter | $V_{\text{INMIN}}$   | 13                     | -                      | Vdc  |                          |
| Input-side signal voltage                           | $V_{SG}$             | -0.3                   | 5.2                    | V    | INA, INB, XRST, RDY, FLT |
| Input-side signal maximum current                   | I <sub>SG</sub>      | -                      | 5                      | mA   | RDY, FLT                 |
| DESAT pin input voltage                             | $V_{DESAT}$          | -0.3                   | V <sub>OUTH</sub> +0.3 | V    |                          |
| CLAMP pin input voltage                             | $V_{\text{CLAMP}}$   | V <sub>OUTL</sub> -0.3 | V <sub>OUTH</sub> +0.3 | ٧    |                          |
| OUT pin output current(peak)                        | I <sub>OUTPEAK</sub> | -                      | 18                     | Α    | Guaranteed by design     |
| Output power for DC/DC converter                    | P <sub>out</sub>     | -                      | 3                      | W    | By one circuit           |
| Switching frequency                                 | F <sub>sw</sub>      | -                      | 200                    | kHz  |                          |
| Operating temperature range                         | T <sub>OP</sub>      | -30                    | 85                     | °C   | See the derating curve   |
| Operating humidity                                  | RH <sub>OP</sub>     | 20                     | 95                     | %RH  | No condensation          |
| Storage temperature range                           | $T_{\rm STG}$        | -30                    | 100                    | °C   |                          |
| Storage humidity                                    | RH <sub>STG</sub>    | 5                      | 95                     | %RH  | No condensation          |

# **■**Recommended Operating Conditons

| ltem                                    | Symbol             | Min  | Max  | Unit | Conditions · Note                    |
|---|--------------------|------|------|------|--------------------------------------|
| Input voltage range for DC/DC converter | $V_{IN}$           | 13.5 | 26.4 | Vdc  | Rated Input Voltage:24V              |
| Driver circuit number                   | N                  | -    | 2    | -    |                                      |
| Logic high level input voltage          | $V_{\rm SGH}$      | 2    | 5    | V    | INA, INB ,XRST                       |
| Logic low level input voltage           | $V_{\rm SGL}$      | 0    | 0.8  | V    | INA, INB ,XRST                       |
| Source current of control signal        | $I_{SG}$           | 20   | -    | mA   | INA, INB, XRST, V <sub>SG</sub> =5V  |
| Maximum gate drive capability(200kHz)   | $Q_{MAX}$          | -    | 700  | nC   | T <sub>OP</sub> =55℃ Reference value |
| Maximum gate drive capability(50kHz)    | $Q_{MAX}$          | -    | 2800 | nC   | T <sub>OP</sub> =55℃ Reference value |
| Minimum input pulse width               | t <sub>INMSK</sub> | -    | 60   | ns   |                                      |



# ■Electrical Specification (Ta=25°C)

# DC/DC converter block

| ltem                                 | Symbol                            | Min  | Тур  | Max  | Unit | Conditions · Note   |  |
|--------------------------------------|-----------------------------------|------|------|------|------|---|--|
| Start-up voltage                     | V <sub>START</sub>                | -    | 11.5 | 12.5 | V    |   |  |
| Efficiency                           | Effi                              | 69   | 74   | -    | %    | Rated Input Voltage, I <sub>OUTAVE</sub> (CH1,2):100mA  |  |
| Standby power                        | P <sub>STBY</sub>                 | -    | 0.7  | 1    | W    | Rated Input Voltage, No load  |  |
| Output voltage(Hgih)                 | V <sub>1+</sub> ,V <sub>2+</sub>  | 17.5 | 18.5 | 19.5 | V    | $I_{OUTAVE}(CH1) = I_{OUTAVE}(CH2) = 10-150mA$  |  |
| Output Voitage(Hgill)                | v <sub>1+</sub> , v <sub>2+</sub> | 17.5 | 18.5 | 20.5 | V    | $I_{OUTAVE}(CH1) = I_{OUTAVE}(CH2) = 0-10mA$  |  |
| Output voltage(Low)                  | $V_{1-}, V_{2-}$                  | -3   | -2   | -1   | V    | $I_{OUTAVE}(CH1) = I_{OUTAVE}(CH2) = 0-150mA$   |  |
| Output voltage(5VDC)                 | $V_{5VDC}$                        | 4.8  | 5.0  | 5.2  | V    |   |  |
| Output Voltage(High)(Load imbalance) | $V_{1+}, V_{2+}$                  | -    | -    | 25   | V    | I <sub>OUTAVE</sub> (CH1):100mA,I <sub>OUTAVE</sub> (CH2):0mA<br>or I <sub>OUTAVE</sub> (CH1):0mA,I <sub>OUTAVE</sub> (CH2):100mA |  |
| Output Voltage(Low)(Load imbalance)  | V <sub>1-</sub> ,V <sub>2-</sub>  | -5   | -    | -    | V    |   |  |

# Gate drive block

| ltem                           | Symbol               | Min | Тур  | Max        | Unit | Conditions · Note |  |
|--------------------------------|----------------------|-----|------|------------|------|-------------------|--|
| Logic                          |                      |     |      |            |      |                   |  |
| Logic high level input voltage | $V_{\text{SGH}}$     | 2   | -    | $V_{5VDC}$ | ٧    | INA, INB ,XRST    |  |
| Logic low level input voltage  | $V_{SGL}$            | 0   | -    | 0.8        | ٧    | INA, INB ,XRST    |  |
| Logic pull-down resistance     | $R_{SGD}$            | -   | 270  | -          | Ω    | INA, INB ,XRST    |  |
| Logic pull-up resistance       | R <sub>sgu</sub>     | -   | 5100 | -          | Ω    | RDY, FLT          |  |
| Logic input mask time          | t <sub>INMSK</sub>   | -   | -    | 60         | ns   | INA, INB          |  |
| Minimum XRST pulse width       | t <sub>XRSTMIN</sub> | 800 | -    | -          | ns   |                   |  |



# ■Electrical Specification - Continued (Ta=25°C)

Gate drive block - continued

|                           | ltem           | Symbol              | Min                    | Тур                      | Max                    | Unit      | Conditions · Note                 |  |
|---------------------------|----------------|---------------------|------------------------|--------------------------|------------------------|-----------|-----------------------------------|--|
| Output                    |                |                     |                        |                          |                        |           |                                   |  |
| Output pin volt           | age(Hgih)      | $V_{\text{OUTH}}$   | -                      | V <sub>DCDCOH</sub> -0.5 | -                      | V         | No load                           |  |
| Output pin voltage(Low)   |                | V <sub>OUTL</sub>   | -                      | V <sub>DCDCOL</sub> +0.5 | -                      | ٧         | No load, Miller clamp pin no used |  |
| Output piii voit          | age(LOW)       | V OUTL              | -                      | V <sub>DCDCOL</sub> +0.1 | -                      | ٧         | No load, Miller clamp pin used    |  |
| OUT ON resistance(Source) |                | R <sub>ONH</sub>    | -                      | -                        | 50                     | mΩ        | Guaranteed by design              |  |
| OUT ON resista            | ance(Sink)     | R <sub>ONL</sub>    | -                      | -                        | 50                     | $m\Omega$ | Guaranteed by design              |  |
| CLAMP ON res              | istance        | R <sub>ONPRO</sub>  | 0.2                    | 0.5                      | 0.9                    | Ω         | I <sub>CLAMP</sub> =40mA          |  |
| Low level CLAI            | MP current     | I <sub>CLAMPL</sub> | 3                      | 4.5                      | -                      | Α         | Guaranteed by design              |  |
| CLAMP ON thr              | eshold voltage | $V_{\rm CLPON}$     | V <sub>OUTL</sub> +1.8 | $V_{\text{OUTL}}$ +2     | V <sub>OUTL</sub> +2.2 | ٧         | Guaranteed by design              |  |
| Delay time                | Turn ON time   | t <sub>PON</sub>    | 55                     | 80                       | 105                    | ns        |                                   |  |
| Delay time                | Turn OFF time  | t <sub>POFF</sub>   | 55                     | 80                       | 105                    | ns        |                                   |  |

### ■Protection

# DC/DC converter block

| ltem                | Symbol | Min | Тур | Max | Unit | Conditions · Note |  |
|---------------------|--------|-----|-----|-----|------|-------------------|--|
| Overload protection | -      | 6   | -   | -   | W    | Auto recovery     |  |
| Overheat protection | -      | 120 | -   | 150 | °C   |                   |  |

# Gate drive block

| Item                        | Symbol                 | Min  | Тур  | Max  | Unit | Conditions · Note       |
|-----------------------------|------------------------|------|------|------|------|-------------------------|
| 5VDC UVLO OFF voltage       | $V_{\rm UVLO5VH}$      | 3.35 | 3.50 | 3.65 | V    | Guaranteed by design    |
| 5VDC UVLO ON voltage        | $V_{\text{UVL05VL}}$   | 3.25 | 3.40 | 3.55 | V    | Guaranteed by design    |
| 5VDC UVLO UVLO mask time    | T <sub>UVLO5VMSk</sub> | 1.0  | 2.5  | 5.0  | us   | Guaranteed by design    |
| OUT(H) UVLO OFF voltage     | $V_{\text{UVLOOHH}}$   | 11.3 | 12.3 | 13.3 | V    | Guaranteed by design    |
| OUT(H) UVLO ON voltage      | $V_{\text{UVLOOHL}}$   | 10.3 | 11.3 | 12.3 | V    | Guaranteed by design    |
| OUT(H) UVLO mask time       | T <sub>UVLOOHMS</sub>  | 1.0  | 2.0  | 3.0  | us   | Guaranteed by design    |
| DESAT source current        | I <sub>DESAT</sub>     | 450  | 500  | 550  | uA   |                         |
| DESAT threshold voltage     | $V_{DESAT}$            | 8.5  | 9    | 9.5  | V    |                         |
| DESAT filter time           | t <sub>DESATFIL</sub>  | 0.16 | 0.25 | 0.34 | us   | Guaranteed by design    |
| DESAT delay time(OUT)       | t <sub>DESATOUT</sub>  | 0.31 | 0.38 | 0.45 | us   | Guaranteed by design    |
| DESAT delay time(FLT)       | t <sub>DESATFLT</sub>  | 0.34 | 0.42 | 0.5  | us   | Guaranteed by design    |
| DESAT low voltage           | $V_{DESATL}$           | -    | 0.1  | 0.22 | V    | l <sub>DESAT</sub> =1mA |
| DESAT leading edge blanking | t <sub>DESTLEB</sub>   | 0.28 | 0.4  | 0.52 | us   | Guaranteed by design    |
| RDY output low voltage      | $V_{RDYL}$             | -    | 0.08 | 0.15 | V    | I <sub>RDY</sub> =5mA   |
| FLT output low voltage      | $V_{FLTL}$             | _    | 0.08 | 0.15 | V    | I <sub>FLT</sub> =5mA   |




### ■Insulation

| ltem                              | Specification         | Conditions · Note |
|-----------------------------------|-----------------------|-------------------|
| Between Input-Output              |                       | •                 |
| Dielectric withstand voltage      | AC2500V               | 1min, Cutoff 2mA  |
| Test dielectric withstand voltage | AC2500V               | 1sec, Cutoff 2mA  |
| Insulation resistance             | 100M $\Omega$ or more | DC500V            |
| Minimum clearance distances       | 6mm                   |                   |
| Minimum creepage distances        | 6mm                   |                   |
| Between Ch1-Ch2                   |                       | ·                 |
| Dielectric withstand voltage      | AC2500V               | 1min, Cutoff 2mA  |
| Test dielectric withstand voltage | AC2500V               | 1sec, Cutoff 2mA  |
| Insulation resistance             | 100M $\Omega$ or more | DC500V            |
| Minimum clearance distances       | 6mm                   |                   |
| Minimum creepage distances        | 6mm                   |                   |

# ■Ambient Temperature Derating Curve


Reduce the input power according to the following temperature derating table.





### **■**Measure Circuit

# [DC/DC converter]




E1 : DC power supply
A1-4 : Ammeter Class 0.5

RL1-3 : Electronic load

V1-6 : Voltmeter Class 0.5

# [Gate drive]



E1 : DC power supply

A1 : Ammeter Class 0.5

OS1 : Oscilloscope

P1-4 : Probe


Rg :  $4\Omega$ 

 $Ra \hspace{0.5cm} : \hspace{0.1cm} 47k\hspace{0.1cm}\Omega$ 

rg :  $1\Omega$ 


cg : 100nF

# [Rising waveform/Falling waveform]





## ■Block Diagram





### **■**Pin Connection

See the next section for details of pin functions

# Input side

| Pin No. | Name   | CH     | Explanation of pins                            |
|---------|--------|--------|--|
| 1       | Vin(+) | Common | Power supply pin for DC/DC converter(+)        |
| 2       | N.C.   | -      | Unused pin *Don't connect with other circuits. |
| 3       | N.C.   | -      | Unused pin *Don't connect with other circuits. |
| 4       | Vin(-) | Common | Power supply pin for DC/DC converter(-)        |
| 5       | N.C.   | -      | Unused pin *Don't connect with other circuits. |
| 6       | N.C.   | -      | Unused pin *Don't connect with other circuits. |
| 7       | XRST1  | 1      | Reset input pin                                |
| 8       | FLT1   | 1      | Fault output pin                               |
| 9       | RDY1   | 1      | Ready output pin                               |
| 10      | INB1   | 1      | Opposite driver's control input pin            |
| 11      | INA1   | 1      | Control input pin                              |
| 12      | GND1   | 1      | Ground pin for control circuit                 |
| 13      | N.C.   | -      | Unused pin *Don't connect with other circuits. |
| 14      | XRST2  | 2      | Reset input pin                                |
| 15      | FLT2   | 2      | Fault output pin                               |
| 16      | RDY2   | 2      | Ready output pin                               |
| 17      | INB2   | 2      | Opposite driver's control input pin            |
| 18      | INA2   | 2      | Control input pin                              |
| 19      | GND2   | 2      | Ground pin for control circuit                 |

# Output side

| Pin No. | Name   | CH | Explanation of pins         |
|---------|--------|----|-----------------------------|
| 20      | DESAT2 | 2  | Desaturation protection pin |
| 21      | CLAMP2 | 2  | Miller clamp pin            |
| 22      | OUT2   | 2  | Gate drive pin              |
| 23      | OUT2   | 2  | Gate drive pin              |
| 24      | COM2   | 2  | Common pin                  |
| 25      | COM2   | 2  | Common pin                  |
| 26      | NONE   | ı  | None                        |
| 27      | NONE   | -  | None                        |
| 28      | NONE   | 1  | None                        |
| 29      | COM1   | 1  | Common pin                  |
| 30      | COM1   | 1  | Common pin                  |
| 31      | OUT1   | 1  | Gate drive pin              |
| 32      | OUT1   | 1  | Gate drive pin              |
| 33      | CLAMP1 | 1  | Miller clamp pin            |
| 34      | DESAT1 | 1  | Desaturation protection pin |



#### ■ Terminal Function

- ·Vin(+), Vin(-) (Power supply pin for DC/DC converter)
- ·GND(Ground pin for drive curcuit)
- ·INA, INB, XRST(Control input pin, XRST input pin)

The INA, INB and XRST pin is a pin used to determine output logic.

And XRST is in charge of setting back the FLT pin.

| XRST | INB | INA | OUT |
|------|-----|-----|-----|
| L    | Χ   | Χ   | L   |
| Н    | Н   | Χ   | L   |
| Н    | L   | L   | L   |
| Н    | L   | Н   | Н   |

#### •FLT(Fault output pin)

The FLT pin is an open drain pin used to output a fault signal when desaturation function is activated, and will be cleared at the rising edge of FLT.

| Status                                  |   |  |  |  |  |
|---|---|--|--|--|--|
| While in normal operation               | Н |  |  |  |  |
| When desaturation function is activated | L |  |  |  |  |

### ·RDY(Ready output pin)

The RDY pin shows the status of three internal protection features which are 5VDC UVLO, OUT(H) UVLO, and output state feedback (OSFB). The term 'output state feedback' shows whether output internal logic is high or low corresponds to input logic or not.

| Status   |   |  |  |  |  |
|--|---|--|--|--|--|
| While in normal operation                                  | Н |  |  |  |  |
| 5VDC UVLO or OUT(H) UVLO or Output internal logic feedback | L |  |  |  |  |

# $\cdot \mathsf{OUT}(\mathsf{Output}\ \mathsf{pin})$

The OUT pin is a pin used to drive the gate of a power device.

### ·CLAMP(Miller clamp pin)

The CLAMP pin is a pin for preventing increase in gate voltage due to the miller current of the power device connected to OUT pin.

### ·DESAT(Desaturation protection pin)

The DESAT pin is a pin used to detect desaturation of IGBT/MOSFET. When the DESAT pin voltage exceeds V<sub>DESAT</sub>, the DESAT function will be activated. This may cause the IC to malfunction in an open state. To avoid such trouble, short-circuit the DESAT pin to the COM pin if the desaturation protection is not used. In order to prevent the wrong detection due to noise, the noise mask time t<sub>DESATFIL</sub> is set.

#### ·COM(Common pin)

COM pin is a pin to be connected to the emitter / source of the power device.




### ■Description Of Protection

### 1. Gate voltage rise prevention function

If OUT=L and the CLAMP pin voltage < VCLPON, the internal MOSFET of the CLAMP pin turns on.

| OUT | CLAMP                           | Internal MOSFET of the CLAMP pin |
|-----|---------------------------------|----------------------------------|
| L   | Less than $C_{\rm CLPON}$       | ON                               |
| L   | Not less thanC <sub>CLPON</sub> | OFF                              |
| Н   | Χ                               | OFF                              |



## 2. Undervoltage Lockout (UVLO) function

The control circuit incorporates the undervoltage lockout (UVLO) function both on the 5VDC and the OUT(H) sides.

When the 5VDC or the OUT(H) voltage drops to the UVLO ON voltage, the OUT pin and the RDY pin both will output the "L" signal.

When the 5VDC or the OUT(H) voltage rises to the UVLO OFF voltage, these pins will be reset. To prevent malfunctions due to noises, mask time  $t_{UVLO1MSK}$  and  $t_{UVLO2MSK}$  are set on both input and output sides.




3. Desaturation protection function(DESAT), Fault signal output function

When the DESAT pin voltage exceeds VDESAT, the DESAT function will be activated.

When the DESAT function is activated, the OUT pin voltage will be set to the "L" level, and then the FLT pin voltage to the "L" level.

When the rising edge is put in the XRST pin, the DESAT function will be released.



DESAT Operation Timing Chart

### ■I/O Condition Table

| No  | ^  | Status                 | Input      |                |       |      |     |     |       | Output |       |     |      |
|-----|----|------------------------|------------|----------------|-------|------|-----|-----|-------|--------|-------|-----|------|
| 110 | 0. | Status                 | $V_{5VDC}$ | $V_{\rm OUTH}$ | DESAT | XRST | INB | INA | CLAMP | OUT    | CLAMP | FLT | RDY  |
| 1   |    | V <sub>5VDC</sub> UVLO | UVLO       | Χ              | Χ     | Χ    | Χ   | Χ   | Н     | L      | Hi-Z  | Н   | L    |
| 2   | 2  | V 5VDC OVLO            | UVLO       | Χ              | Χ     | Χ    | Χ   | Χ   | L     | L      | L     | Н   | L    |
| 3   | 3  |                        | 0          | UVLO           | ┙     | Χ    | Χ   | Χ   | Н     | L      | Hi-Z  | Η   | L    |
| 4   | 1  | V <sub>OUTH</sub> UVLO | 0          | UVLO           | ┙     | Χ    | Χ   | Χ   | L     | L      | L     | Н   | L    |
| 5   | 5  | VOUTH OVEO             | 0          | UVLO           | Η     | Χ    | Χ   | Χ   | Н     | L      | Hi-Z  | Ш   | L    |
| 6   | 6  |                        | 0          | UVLO           | Η     | Χ    | Χ   | Χ   | L     | L      | L     | Ш   | L    |
| 7   | 7  | DESAT                  | 0          | 0              | Η     | Χ    | Χ   | Χ   | Н     | L      | Hi-Z  | Ш   | H(*) |
| 8   | 3  | DLGAT                  | 0          | 0              | Η     | Χ    | Χ   | Χ   | L     | L      | L     | Ш   | H(*) |
| Ĝ   | 9  | XRST                   | 0          | 0              | L     | L    | Χ   | Χ   | Н     | L      | Hi-Z  | Н   | H(*) |
| 1   | 0  | XIVOT                  | 0          | 0              | Ш     | L    | Χ   | Χ   | L     | L      | L     | Н   | H(*) |
| 1   | 1  |                        | 0          | 0              | L     | Н    | Н   | Χ   | Н     | L      | Hi-Z  | Н   | H(*) |
| 1.  | 2  |                        | 0          | 0              | L     | Н    | Н   | Χ   | L     | L      | L     | Н   | H(*) |
| 1   | 3  | Normal<br>operation    | 0          | 0              | L     | Н    | L   | L   | Н     | L      | Hi-Z  | Н   | H(*) |
| 1   | 4  |                        | 0          | 0              | L     | Н    | L   | L   | L     | L      | L     | Η   | H(*) |
| 1   | 5  |                        | 0          | 0              | L     | Н    | L   | Н   | Χ     | Н      | Hi-Z  | Н   | H(*) |


 $\bigcirc$  : 5VDC or OUT(H) UVLO > UVLO, X : Don't care

(\*) If the internal logic of high voltage side doesn't become the expected value, the RDY pin will become "L". And this stage is cleared automatically if the internal logic of high voltage side becomes the expected value.



### ■ Application

# [Circuit example]



## [Configuration example]

| Symbol   | Description | Part No.        | Manufacturer |  |  |
|----------|-------------|-----------------|--------------|--|--|
| Q101     | SIC MOSFET  | BSM180D12P3C007 | ROHM         |  |  |
| D101-104 | Diode       | CMF05           | TOSHIBA      |  |  |
| C101,102 | Capacitor   | 100pF 25V       |              |  |  |
| R101,102 | Resistor    | 4Ω 6W           |              |  |  |
| R103,104 | Resistor    | 1kΩ             |              |  |  |
| R105,106 | Resistor    | 47k Ω           |              |  |  |



# ■Reliability


| ltem   | Test condition and acceptance criterion   |  |  |  |  |
|--|---|--|--|--|--|
| Exposure in high temperature                   | 100°C, 240H, ※  |  |  |  |  |
| Exposure in low temperature                    | -30°C, 240H, ※  |  |  |  |  |
| Exposure in high temperature and high humidity | 60℃, 90~95%RH, 240H, ※  |  |  |  |  |
| Thermal shock                                  | -30°C/30min to 100°C/30min, 500cycles, ※  |  |  |  |  |
| Low temperature operation                      | Input voltage:DC24V, Output current:Rated Load  |  |  |  |  |
|  | -30°C, 240H,  |  |  |  |  |
| High temperature operation                     | Input voltage:DC24V, Output current:Rated Load  |  |  |  |  |
|  | 85°C, 240H,   ※   |  |  |  |  |
| high temperature                               | Input voltage:DC24V, Output current:Rated Load  |  |  |  |  |
| and high humidity operation                    | 60°C, 90∼95%RH, 240H, ※   |  |  |  |  |
| Vibration                                      | Vibration amplitude:1.5mm(peak to peak), Vibration Frequency:10 to 55Hz, Sweeping:1min.                 |  |  |  |  |
|  | In each X, Y and Z direction: once, 120min. ※   |  |  |  |  |
| Impact   | Acceleration:490m/s² (50G), Operating time:11ms   |  |  |  |  |
|  | In each $\pm X$ , Y and Z direction:3 times, $$   |  |  |  |  |
| Drop test for packaged freights                | Dorp to concrete. Height: 40cm  |  |  |  |  |
|  | Dorp surface: 1 corner, 3 spines, 6 surfaces, 1 time each.  |  |  |  |  |
| Solderblity                                    | Sample shall be dipped into the solution of Methanol and Rosin  |  |  |  |  |
|  | (having 75% Methanol and having 25% Rosin by weight measuring)  |  |  |  |  |
|  | and shall be dippend into the solder bath having the solder Sn-3Ag-0.5Cu                                |  |  |  |  |
|  | of $250\pm5^{\circ}\mathrm{C}$ to the position to 3mm from the end of terminal for $3.0\pm0.5$ seconds, |  |  |  |  |
|  | and pulled up. After above treatment, the sample shall be coveredby solder uniformly                    |  |  |  |  |
|  | at more than 75% of circumference and shall not show any unusual appearance.                            |  |  |  |  |
| Resistance to soldering heat                   | Sample shall be dipped into the solution of Methanol and Rosin  |  |  |  |  |
|  | (having 75% Methanol and having 25% Rosin by weight measuring)  |  |  |  |  |
|  | and shall be dippend into the solder bath having the solder Sn-3Ag-0.5Cu                                |  |  |  |  |
|  | of $260\pm5^{\circ}\mathrm{C}$ to the position to 3mm from the end of terminal for $10.0\pm0.5$         |  |  |  |  |
|  | seconds, and pulled up. After that sample shall be replace in normal ambient                            |  |  |  |  |
|  | for $1{\sim}2$ hours and shall not show any unusual appearance.   |  |  |  |  |
|  |   |  |  |  |  |


XAfter each test, exposure at room temperature and humidity condition for 24 hours.


There shall be no abnormality on the electrical specification and appearance.




### ■Outline Dimensional Drawing










Note :1.The dimensional tolerance without directions is  $\pm$  0.5mm.

Unit:mm

# ■Product Weight

75g(TYP)

### ■Recommended Hole Diameter And Land Size



XThe round pulling out figure is a pin numbering.

Unit:mm



#### ■Recommended Soldering Condition

·Flow soldering condition : 255±3°C Less than 5sec

Temperature of preheating  $110^{\circ}\text{C} \sim 130^{\circ}\text{C}$ End temperature of preheating  $110^{\circ}\text{C} \pm 10^{\circ}\text{C}$ 

·Soldering condition of hand work : 350°C(MAX) Less than 4sec

### **■**Storage Conditions

| ltem                | Min | Max | Unit | Conditions · Note |
|---------------------|-----|-----|------|-------------------|
| Storage temperature | -25 | 60  | °C   | A packing state   |

Therefore, please use from taking enough tests.

#### **■**Usage Cautions

• Always mount fuse on the plus side of input for ensuring safety because the fuse is not built-in the product.
Please select the fuse considering conditions such as steady current, inrush current, and ambient temperature.
When using a fuse having large rated current or high capacity input electrolytic condenser, by combining another converter and input line and input electrolytic condenser, fuse may not blow off in the case of abnormality.
Do not combine high voltage line and fuse.

- This product is designed to be best when it drives two devices to have the same gate capacitance simultaneously.
  Because it leads to the "output unstable" and "output accuracy deterioration".
  If you want to use to drive only one of the devices, because of the output voltage accuracy deterioration prevention,
  please configure the dummy gate circuit (resistor and capacitor) to consume the equivalent of the power and the drive side.
- This product is to transmit the signal of the insulating part by the magnetic coupling.
   Therefore, if you use this product in a strong magnetic field in, there is a possibility of malfunction.
   In that case, connect the capacitor between the GND terminal of this product and a metal enclosure.
- Make sure the rise/fall time of the input signal is 500ns or less.



## ■Important Notice

- The content of this information is subject to change without prior notice for the purpose of improvements, etc. Ensure that you are in possession of the most up-to-date information when using this product.
- The operation examples and circuit examples shown in this document are for reference purposes only, and TAMURA Corporation disclaims all responsibility for any violations of industrial property rights, intellectual property rights and any other rights owned by TAMURA Corporation or third parties that these may entail.
- The circuit examples and part constants listed in this document are provided as reference for the verification of characteristics. You are to perform design, verification, and judgment at your own responsibility, taking into account the various conditions
- TAMURA Corporation constantly strives to improve quality and reliability, but malfunction or failures are bound to occur with some probability in power products. To ensure that failures do not cause accidents resulting in injury or death, fire accidents, social damage, and so on, you are to thoroughly verify the safety of their designs in devices and/or systems, at your own responsibility.
- This product is intended for use in consumer electronics (electric home appliances, business equipment, Information equipment, communication terminal equipment, measuring devices, and so on.) If considering use of this product in equipment or devices that require high reliability (medical devices, transportation equipment, traffic signal control equipment, fire and crime prevention equipment, aeronautics and space devices, nuclear power control, fuel control, in-vehicle equipment, safety devices, and so on), please consult a TAMURA sales representative in advance. Do not use this product for such applications without written permission from TAMURA Corporation.
- This product is intended for use in environments where consumer electronics are commonly used. It is not designed for use in special environments such as listed below, and if such use is considered, you are to perform thorough safety and reliability checks at your own responsibility.
  - Use in liquids such as water, oil, chemical solutions, or organic solvents, and use in locations
    where the product will be exposed to such liquids.
  - · Use that involves exposure to direct sunlight, outdoor exposure, or dusty conditions.
  - · Use in locations where corrosive gases such as salt air, C12, H2S, NH3, S02, or NO2, are present.
  - · Use in environments with strong static electricity or electromagnetic radiation.
  - · Use that involves placing inflammable material next to the product.
  - · Use of this product either sealed with a resin filling or coated with resin.
  - · Use of water or a water soluble detergent for flux cleaning.
  - · Use in locations where condensation is liable to occur.
- This product is not designed to resist radiation.
- This product is not designed to be connected in series or parallel.
   Do not operate this product in a series, parallel, or N+1 redundant configuration.
- Do not use or otherwise make available the TAMURA products or the technology described in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of mass destruction weapons (e.g. nuclear, chemical, or biological weapons or missile technology products).
  - When exporting and re-exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations including, without limitation, Japan -Foreign Exchange and Foreign Trade Control Law and U.S.- Export Administration Regulations.
  - The TAMURA products and related technology should not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- Please contact your TAMURA sales office for details as to environmental matters such as the RoHS compatibility of product.
   Please use TAMURA products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive.
- TAMUDA

TAMURA assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

- TAMURA assumes no liability for damages or losses incurred by you or third parties as a result of unauthorized use of TAMURA products.
- This document and any information herein may not be reproduced in whole or in part without prior written permission from TAMURA.