

December 1996

Fast CMOS 10-Bit Buffers

Features

- Advanced 0.8 micron CMOS Technology
- These Devices are Pin Compatible with Bipolar FAST™ Series at a Higher Speed And Lower Power Consumption
- 25Ω Series Resistor on All Outputs (CD74FCT2827T, CD74FCT2828T Only)
- TTL Input and Output Levels
- Low Ground Bounce Outputs
- Extremely Low Static Power
- Hysteresis on All Inputs

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74FCT827ATM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT827ATQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT827BTM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT827BTQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT827CTM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT827CTQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT828ATM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT828ATQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT828BTM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT828BTQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT828CTM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT828CTQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT2827ATM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT2827ATQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT2827BTM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT2827BTQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT2828ATM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT2828ATQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT2828BTM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT2828BTQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT2828CTM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT2828CTQM	-40 to 85	24 Ld QSOP	M24.15-P

NOTE: QSOP is commonly known as SSOP.

When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.


Description

These devices are 10-bit wide bus drivers providing high-performance bus interface buffering for wide address/data paths or buses carrying parity. The 10-bit buffers have NAND-ed output enables for maximum control flexibility. They are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. The CD74FCT827T and CD74FCT2827T are non-inverting versions of the CD74FCT828T and CD74FCT2828T.


All CD74FCT2827T and CD74FCT2828T devices have a built-in 25Ω series resistor on all outputs to reduce noise due to reflections, thus eliminating the need for an external terminating resistor.

Pinout

CD74FCT827T, CD74FCT828T, CD74FCT2827T, CD74FCT2828T
(QSOP, SOIC)



Functional Block Diagram



TRUTH TABLE (NOTE 1)

FUNCTION	Inputs			Outputs
	\overline{OE}_1	\overline{OE}_2	D_N	
CD74FCT827T, CD74FCT2827T (Non-Inverting)				
Transparent	L	L	L	L
	L	L	H	H
Three-State	H	X	X	Z
	X	H	X	Z
CD74FCT828T, CD74FCT2828T (Inverting)				
Transparent	L	L	L	H
	L	L	H	L
Three-State	H	X	X	Z
	X	H	X	Z

NOTE:

- 1. H = High Voltage Level
- L = Low Voltage Level
- X = Don't Care
- Z = High Impedance

Pin Descriptions

PIN NAME	DESCRIPTION
\overline{OE}_N	Output Enable Input (Active LOW)
D_0 - D_9	10-Bit Data Inputs
Y_0 - Y_9	10-Bit Data Outputs
GND	Ground
V_{CC}	Power

CD74FCT827T, CD74FCT828T, CD74FCT2827T, CD74FCT2828T

Electrical Specifications (Continued)

PARAMETER	SYMBOL	(NOTE 3) TEST CONDITIONS		MIN	(NOTE 4) TYP	MAX	UNITS
Supply Current per Input per MHz (Note 8)	I_{CCD}	$V_{CC} = \text{Max.}$, Outputs Open \overline{OE}_1 or $\overline{OE}_2 = \text{GND}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	-	0.15	0.25	mA/MHz
Total Power Supply Current (Note 10)	I_C	$V_{CC} = \text{Max.}$, Outputs Open $f_{CP} = 10\text{MHz}$, 50% Duty Cycle \overline{OE}_1 or $\overline{OE}_2 = \text{GND}$ $f_1 = 5\text{MHz}$ One Bit Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	-	1.7	4.0 (Note 9)	mA
			$V_{IN} = 3.4\text{V}$ $V_{IN} = \text{GND}$	-	2.0	5.0 (Note 9)	mA
		$V_{CC} = \text{Max.}$, Outputs Open $f_{CP} = 10\text{MHz}$, 50% Duty Cycle \overline{OE}_1 or $\overline{OE}_2 = \text{GND}$ Eight Bits Toggling $f_1 = 2.5\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	-	3.2	6.5 (Note 9)	mA
			$V_{IN} = 3.4\text{V}$ $V_{IN} = \text{GND}$	-	5.2	14.5 (Note 9)	mA

Switching Specifications Over Operating Range

PARAMETER	SYMBOL	(NOTE 11) TEST CONDITIONS	AT		BT		(NOTE 14) CT		UNITS
			(NOTE 12) MIN	MAX	(NOTE 12) MIN	MAX	(NOTE 12) MIN	MAX	
			CD74FCT827T, CD74FCT2827T						
Propagation Delay D_N to Y_N	t_{PLH} , t_{PHL}	$C_L = 50\text{ pF}$ $R_L = 500\Omega$	1.5	6.5	1.5	5.0	1.5	4.4	ns
		$C_L = 300\text{ pF}$ (Note 13) $R_L = 500\Omega$	1.5	15.0	1.5	13.0	1.5	10.0	ns
Output Enable Time \overline{OE}_N to Y_N	t_{PZH} , t_{PZL}	$C_L = 50\text{ pF}$ $R_L = 500\Omega$	1.5	9.5	1.5	8.0	1.5	7.0	ns
		$C_L = 300\text{ pF}$ (Note 13) $R_L = 500\Omega$	1.5	23.0	1.5	15.0	1.5	14.0	ns
Output Disable Time \overline{OE}_N to Y_N (Note 13)	t_{PHZ} , t_{PLZ}	$C_L = 5\text{ pF}$ (Note 13) $R_L = 500\Omega$	1.5	8.5	1.5	6.0	1.5	5.7	ns
		$C_L = 50\text{ pF}$ $R_L = 500\Omega$	1.5	10.0	1.5	7.0	1.5	6.0	ns
CD74FCT828T, CD74FCT2828T									
Propagation Delay D_N to Y_N	t_{PLH} , t_{PHL}	$C_L = 50\text{ pF}$ $R_L = 500\Omega$	1.5	6.5	1.5	5.5	1.5	4.4	ns
		$C_L = 300\text{ pF}$ (Note 13) $R_L = 500\Omega$	1.5	15.0	1.5	13.0	1.5	10.0	ns

CD74FCT827T, CD74FCT828T, CD74FCT2827T, CD74FCT2828T

Switching Specifications Over Operating Range (Continued)

PARAMETER	SYMBOL	(NOTE 11) TEST CONDITIONS	AT		BT		(NOTE 14) CT		UNITS
			(NOTE 12) MIN	MAX	(NOTE 12) MIN	MAX	(NOTE 12) MIN	MAX	
Output Enable Time $\overline{O}E_N$ to Y_N	t_{pZH} , t_{pZL}	$C_L = 50$ pF $R_L = 500\Omega$	1.5	9.5	1.5	8.0	1.5	7.0	ns
		$C_L = 300$ pF (Note 13) $R_L = 500\Omega$	1.5	23.0	1.5	15.0	1.5	14.0	ns
Output Disable Time $\overline{O}E_N$ to Y_N (Note 13)	t_{pHZ} , t_{pLZ}	$C_L = 5$ pF (Note 13) $R_L = 500\Omega$	1.5	8.5	1.5	6.0	1.5	5.7	ns
		$C_L = 50$ pF $R_L = 500\Omega$	1.5	10.0	1.5	7.0	1.5	6.0	ns


NOTES:

3. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
4. Typical values are at $V_{CC} = 5.0V$, $25^\circ C$ ambient and maximum loading.
5. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
6. This parameter is determined by device characterization but is not production tested.
7. Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
8. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
9. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
10. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_i = Input Frequency
 N_i = Number of Inputs at f_i
 All currents are in milliamps and all frequencies are in megahertz.
11. See test circuit and wave forms.
12. Minimum limits are guaranteed but not tested on Propagation Delays.
13. This parameter is guaranteed but not production tested.
14. All types except CD74FCT2827T.

4

**OCTAL 5V FCT
5V FCT 25Ω**

Test Circuits and Waveforms



SWITCH POSITION	
TEST	SWITCH
t_{PLZ} , t_{PZL}	Closed
t_{PHZ} , t_{PZH} , t_{PLH} , t_{PHL}	Open

DEFINITIONS:

C_L = Load capacitance, includes jig and probe capacitance.
 R_T = Termination resistance, should be equal to Z_{OUT} of the Pulse Generator.

NOTE:

15. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $Z_{OUT} \leq 50\Omega$;
 t_f , $t_r \leq 2.5\text{ns}$.

FIGURE 1. TEST CIRCUIT




FIGURE 2. ENABLE AND DISABLE TIMING




FIGURE 3. PROPAGATION DELAY