Data Sheet, V3.0, Jan. 2001

# C161CS-32R/-L C161JC-32R/-L C161JI-32R/-L

**16-Bit Single-Chip Microcontroller** 

# Microcontrollers



Never stop thinking.

Edition 2001-01

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany © Infineon Technologies AG 2001. All Rights Reserved.

#### **Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide.

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Data Sheet, V3.0, Jan. 2001

# C161CS-32R/-L C161JC-32R/-L C161JI-32R/-L

16-Bit Single-Chip Microcontroller

# Microcontrollers



Never stop thinking.

#### C161CS/JC/JI

<b>Revision History:</b> Previous Version:		2001-01	V3.0	
		2000-08 V2.0(intermediate version)1999-03(Advance Information)		
Page	Subjects (n	najor changes since last revision) <sup>1)</sup>		
All	Converted to	o Infineon layout		
2	Derivative S	synopsis Table updated		
4, 6, 10, 18	Programma	ble Interface Routing introduced		
27, 28	GPT block of	liagrams updated		
29	RTC descrip	otion improved		
35	OWD descr	iption improved		
<b>39</b> ff	RSTCON and SDLM registers added			
51	Description	of input/output voltage and hysteresis improved		
53	Separate table for power consumption			
57	Clock generation mode table updated			
60	External clock drive specification improved			
62	Reset calibration time specified, definition of $V_{AREF}$ improved			
63	Programmable sample time introduced			
<mark>65</mark> ff	Timing table	es updated to 25 MHz		

<sup>1)</sup> Changes refer to version 1999-03.

Controller Area Network (CAN): License of Robert Bosch GmbH

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: mcdocu.comments@infineon.com



#### 16-Bit Single-Chip Microcontroller C166 Family

## C161CS/JC/JI

- High Performance 16-bit CPU with 4-Stage Pipeline
  - 80 ns Instruction Cycle Time at 25 MHz CPU Clock
  - 400 ns Multiplication (16  $\times$  16 bit), 800 ns Division (32 / 16 bit)
  - Enhanced Boolean Bit Manipulation Facilities
  - Additional Instructions to Support HLL and Operating Systems
  - Register-Based Design with Multiple Variable Register Banks
  - Single-Cycle Context Switching Support
  - 16 MBytes Total Linear Address Space for Code and Data
  - 1024 Bytes On-Chip Special Function Register Area
- 16-Priority-Level Interrupt System with 59 Sources, Sample-Rate down to 40 ns
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- Clock Generation via on-chip PLL (factors 1:1.5/2/2.5/3/4/5), via prescaler or via direct clock input
  - Additional 32 kHz Oscillator
- On-Chip Memory Modules
  - 2 KBytes On-Chip Internal RAM (IRAM)
  - 8 KBytes On-Chip Extension RAM (XRAM)
  - 256 KBytes On-Chip Mask ROM
- On-Chip Peripheral Modules
  - 12-Channel 10-bit A/D Converter with Programmable Conversion Time down to 7.8  $\mu s$
  - Two 16-Channel Capture/Compare Units (eight IO lines each)
  - Two Multi-Functional General Purpose Timer Units with 5 Timers
  - Two Asynchronous/Synchronous Serial Channels
  - High-Speed Synchronous Serial Channel (SPI)
  - On-Chip CAN Interface (Rev. 2.0B active, Full CAN / Basic CAN) with 15 Message Objects (C161CS 2x, C161JC 1x)
  - Serial Data Link Module (SDLM), compliant with J1850, supporting Class 2 (C161JC/JI)
  - IIC Bus Interface (10-bit Addressing, 400 kHz) with 2 Channels (multiplexed)
  - On-Chip Real Time Clock
- Up to 16 MBytes External Address Space for Code and Data
  - Programmable External Bus Characteristics for Different Address Ranges
  - Multiplexed or Demultiplexed External Address/Data Buses with 8-Bit or 16-Bit Data Bus Width
  - Five Programmable Chip-Select Signals
  - Hold- and Hold-Acknowledge Bus Arbitration Support



- Idle, Sleep, and Power Down Modes with Flexible Power Management
- Programmable Watchdog Timer and Oscillator Watchdog
- Up to 93 General Purpose I/O Lines, partly with Selectable Input Thresholds and Hysteresis
- Supported by a Large Range of Development Tools like C-Compilers, Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Bootstrap Loader
- 128-Pin TQFP Package

This document describes several derivatives of the C161 group. **Table 1** enumerates these derivatives and summarizes the differences. As this document refers to all of these derivatives, some descriptions may not apply to a specific product.

Derivative	On-Chip Program Memory	Serial Bus Interface(s)	Maximum CPU Frequency	
SAK-C161CS-32RF SAB-C161CS-32RF	256 KByte ROM	CAN1, CAN2	25 MHz	
SAK-C161CS-LF SAB-C161CS-LF		CAN1, CAN2	25 MHz	
SAK-C161JC-32RF SAB-C161JC-32RF	256 KByte ROM	CAN1, SDLM	25 MHz	
SAK-C161JC-LF SAB-C161JC-LF		CAN1, SDLM	25 MHz	
SAK-C161JI-32RF SAB-C161JI-32RF	256 KByte ROM	SDLM	25 MHz	
SAK-C161JI-LF SAB-C161JI-LF		SDLM	25 MHz	

#### Table 1 C161CS/JC/JI Derivative Synopsis

For simplicity all versions are referred to by the term **C161CS/JC/JI** throughout this document.



#### Ordering Information

The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies:

- the derivative itself, i.e. its function set, the temperature range, and the supply voltage
- the package and the type of delivery.

For the available ordering codes for the C161CS/JC/JI please refer to the "**Product Catalog Microcontrollers**", which summarizes all available microcontroller variants.

Note: The ordering codes for Mask-ROM versions are defined for each product after verification of the respective ROM code.

#### Introduction

The C161CS/JC/JI derivatives are high performance derivatives of the Infineon C166 Family of full featured single-chip CMOS microcontrollers. They combine high CPU performance (up to 12.5 million instructions per second) with high peripheral functionality and enhanced IO-capabilities. They also provide clock generation via PLL and various on-chip memory modules such as program ROM, internal RAM, and extension RAM.





Figure 1 Logic Symbol



#### Pin Configuration

(top view)



#### Figure 2

\*) The marked pins of Port 4 and Port 7 can have interface lines assigned to them (CAN interface in the **C161CS** and **C161JC**, SDLM interface in the **C161JC** and **C161JI**). **Table 2** on the pages below lists the possible assignments.



Table 2	2 Pin Definitions and Functions				
Symbol	Pin No.	Input Outp.	Function		
RST OUT	1	0	when the pa a watchdog t	et Indication Output. This pin is set to a low level rt is executing either a hardware-, a software- or timer reset. RSTOUT remains low until the EINIT lization) instruction is executed.	
NMI	2	1	pin causes to the PWRDN pin must be power down executed, th	ble Interrupt Input. A high to low transition at this he CPU to vector to the NMI trap routine. When (power down) instruction is executed, the $\overline{NMI}$ low in order to force the C161CS/JC/JI to go into mode. If $\overline{NMI}$ is high, when PWRDN is e part will continue to run in normal mode. pin $\overline{NMI}$ should be pulled high externally.	
P6		10	programmat configured a impedance s pull or open	8-bit bidirectional I/O port. It is bit-wise ble for input or output via direction bits. For a pin is input, the output driver is put into high- state. Port 6 outputs can be configured as push/ drain drivers. bins also serve for alternate functions:	
P6.0	5	0	·	Chip Select 0 Output	
P6.1	6	0		Chip Select 1 Output	
P6.2	7	0		Chip Select 2 Output	
P6.3	8	0		Chip Select 3 Output	
P6.4	9	0		Chip Select 4 Output	
P6.5	10			External Master Hold Request Input	
P6.6	11	I/O		Hold Acknowledge Output (master mode)	
<b>D</b> 0 -				or Input (slave mode)	
P6.7	12	0	BREQ	Bus Request Output	



Table 2	Pin Definitions and Functions (	(cont'd)	)
			/

Symbol	Pin No.	Input Outp.	Function
P7		IO	Port 7 is a 4-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high- impedance state. Port 7 outputs can be configured as push/ pull or open drain drivers. The input threshold of Port 7 is selectable (TTL or special). Port 7 pins provide inputs/ outputs for CAPCOM2 and serial interface lines. <sup>1)</sup>
P7.4	13	I/O I I O	CC28IOCAPCOM2: CC28 Capture Inp./Compare Outp.,CAN1_RxD CAN 1 Receive Data Input,(C161CS/JC)CAN2_RxD CAN 2 Receive Data Input,(C161CS)SDL_TxDSDLM Transmit Data Output(C161JC/JI)
P7.5	14	I/O O O I	CC29IOCAPCOM2: CC29 Capture Inp./Compare Outp.,CAN1_TxD CAN 1 Transmit Data Output,(C161CS/JC)CAN2_TxD CAN 2 Transmit Data Output,(C161CS)SDL_RxDSDLM Receive Data Input(C161JC/JI)
P7.6	15	I/O I I O	CC30IOCAPCOM2: CC30 Capture Inp./Compare Outp.,CAN1_RxD CAN 1 Receive Data Input,(C161CS/JC)CAN2_RxD CAN 2 Receive Data Input,(C161CS)SDL_TxDSDLM Transmit Data Output(C161JC/JI)
P7.7	16	I/O O I	CC31IOCAPCOM2: CC31 Capture Inp./Compare Outp.,CAN1_TxD CAN 1 Transmit Data Output,(C161CS/JC)CAN2_TxD CAN 2 Transmit Data Output,(C161CS)SDL_RxDSDLM Receive Data Input(C161JC/JI)
P9.0 P9.1 P9.2 P9.3 P9.4 P9.5	19 20 21 22 23 24	I/O I/O I/O I/O I/O I/O -	Port 9 is a 6-bit bidirectional open drain I/O port (provide external pullup resistors if required). It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high- impedance state. The following Port 9 pins also serve for alternate functions: SDA0 IIC Bus Data Line 0 SCL0 IIC Bus Clock Line 0 SDA1 IIC Bus Clock Line 1 SCL1 IIC Bus Clock Line 1 SDA2 IIC Bus Data Line 2 -
			Note: Port 9 pins can only tolerate positive overload currents (see <b>Table 9</b> ).



Table 2Pin Definitions and Functions (cont'd)				(cont'd)	
Symbol	Pin No.	Input Outp.	Function		
P5		I	The pins o	f Port 5 als	ut-only port with Schmitt-Trigger char. so serve as analog input channels for the ey serve as timer inputs:
P5.0	27	I	ANO	·	
P5.1	28	1	AN1		
P5.2	29	1	AN2		
P5.3	30	1	AN3		
P5.4	31	1	AN4		
P5.5	32	1	AN5		
P5.6	33	1	AN6		
P5.7	34	1	AN7		
P5.12	37	1	AN12,	T6IN	GPT2 Timer T6 Count Inp.
P5.13	38	1	AN13,	T5IN	GPT2 Timer T5 Count Inp.
P5.14	39	1	AN14,	T4EUD	GPT1 Timer T4 Ext. Up/Down Ctrl. Inp.
P5.15	40	I	AN15,	T2EUD	GPT1 Timer T5 Ext. Up/Down Ctrl. Inp.



Symbol	Pin No.	Input Outp.	Function	
P2		IO	programm configured impedance pull or ope selectable	n 8-bit bidirectional I/O port. It is bit-wise able for input or output via direction bits. For a pin l as input, the output driver is put into high- e state. Port 2 outputs can be configured as push/ en drain drivers. The input threshold of Port 2 is (TTL or special). ing Port 2 pins also serve for alternate functions:
P2.8	43	I/O	CC8IO EX0IN	CAPCOM1: CC8 Capture Inp./Compare Output, Fast External Interrupt 0 Input
P2.9	44	I/O	CC9IO EX1IN	CAPCOM1: CC9 Capture Inp./Compare Output, Fast External Interrupt 1 Input
P2.10	45	I/O I	CC10IO EX2IN	CAPCOM1: CC10 Capture Inp./Compare Outp., Fast External Interrupt 2 Input
P2.11	46	I/O I	CC11IO EX3IN	CAPCOM1: CC11 Capture Inp./Compare Outp., Fast External Interrupt 3 Input
P2.12	47	I/O I	CC12IO EX4IN	CAPCOM1: CC12 Capture Inp./Compare Outp., Fast External Interrupt 4 Input
P2.13	48	I/O I	CC13IO EX5IN	CAPCOM1: CC13 Capture Inp./Compare Outp., Fast External Interrupt 5 Input
P2.14	49	I/O I	CC14IO EX6IN	CAPCOM1: CC14 Capture Inp./Compare Outp., Fast External Interrupt 6 Input
P2.15	50	/O   	CC15IO EX7IN T7IN <i>Note: Dur</i>	CAPCOM1: CC15 Capture Inp./Compare Outp., Fast External Interrupt 7 Input, CAPCOM2: Timer T7 Count Input ing Sleep Mode a spike filter on the EXnIN
				rrupt inputs suppresses input pulses < 10 ns. It pulses > 100 ns safely pass the filter.




Symbol	Pin No.	Input Outp.	Function	
P3		IO	programma configured impedance pull or ope	15-bit bidirectional I/O port. It is bit-wise able for input or output via direction bits. For a pin as input, the output driver is put into high- e state. Port 3 outputs can be configured as push/ n drain drivers. The input threshold of Port 3 is (TTL or special).
				ing Port 3 pins also serve for alternate functions:
P3.0	53	1	TOIN	CAPCOM1 Timer T0 Count Input,
		0	TxD1	ASC1 Clock/Data Output (Async./Sync)
P3.1	54	0	T6OUT	GPT2 Timer T6 Toggle Latch Output,
		I/O	RxD1	ASC1 Data Input (Async.) or Inp./Output (Sync.)
P3.2	55	1	CAPIN	GPT2 Register CAPREL Capture Input
P3.3	56	0	T3OUT	GPT1 Timer T3 Toggle Latch Output
P3.4	57	1	T3EUD	GPT1 Timer T3 External Up/Down Control Input
P3.5	58	1	T4IN	GPT1 Timer T4 Count/Gate/Reload/Capture Inp
P3.6	59	1	T3IN	GPT1 Timer T3 Count/Gate Input
P3.7	60	1	T2IN	GPT1 Timer T2 Count/Gate/Reload/Capture Inp
P3.8	61	I/O	MRST	SSC Master-Receive/Slave-Transmit Inp./Outp.
P3.9	62	I/O	MTSR	SSC Master-Transmit/Slave-Receive Outp./Inp.
P3.10	63	0	TxD0	ASC0 Clock/Data Output (Async./Sync.)
P3.11	64	I/O	RxD0	ASC0 Data Input (Async.) or Inp./Outp. (Sync.)
P3.12	65	0	BHE	External Memory High Byte Enable Signal,
		0	WRH	External Memory High Byte Write Strobe
P3.13	66	I/O	SCLK	SSC Master Clock Output / Slave Clock Input.
P3.15	67	0	CLKOUT	System Clock Output (= CPU Clock)
		0	FOUT	Programmable Frequency Output

#### Table 2Pin Definitions and Functions (cont'd)




Symbol	Pin No.	Input Outp.	Function
P4	NO.	IO	Port 4 is an 8-bit bidirectional I/O port. It is bit-wise
			programmable for input or output via direction bits. For a pin
			configured as input, the output driver is put into high-
			impedance state. The Port 4 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 4
			is selectable (TTL or special).
			Port 4 can be used to output the segment address lines and
			for serial interface lines: <sup>1)</sup>
P4.0	70	0	A16 Least Significant Segment Address Line
P4.1	71	0	A17 Segment Address Line
P4.2	72	0	A18 Segment Address Line
P4.3	73	0	A19 Segment Address Line
P4.4	74	0	A20 Segment Address Line,
			CAN2_RxD CAN 2 Receive Data Input, (C161CS)
			SDL_RxDSDLM Receive Data Input(C161JC/JI)
P4.5	75	0	A21 Segment Address Line,
	70		CAN1_RxD CAN 1 Receive Data Input, (C161CS/JC)
P4.6	76	0 0	A22 Segment Address Line, CAN1_TxD CAN 1 Transmit Data Output, (C161CS/JC)
		0	CAN2_TxD CAN 2 Transmit Data Output, (C161CS/JC) CAN2_TxD CAN 2 Transmit Data Output, (C161CS)
			SDL_RxD SDLM Receive Data Input (C161JC/JI)
P4.7	77	0	A23 Most Significant Segment Address Line,
			CAN1_RxD CAN 1 Receive Data Input, (C161CS/JC)
		0	CAN2_TxD CAN 2 Transmit Data Output, (C161CS)
		1	CAN2_RxD CAN 2 Receive Data Input, (C161CS)
		0	SDL_TxDSDLM Transmit Data Output(C161JC/JI)
RD	80	0	External Memory Read Strobe. RD is activated for every
			external instruction or data read access.
WR/	81	0	External Memory Write Strobe. In WR-mode this pin is
WRL			activated for every external data write access. In WRL-mode
			this pin is activated for low byte data write accesses on a
			16-bit bus, and for every data write access on an 8-bit bus.
			See WRCFG in register SYSCON for mode selection.





Symbol	Pin No.	Input Outp.	Function
READY	82	I	Ready Input. When the Ready function is enabled, a high level at this pin during an external memory access will force the insertion of memory cycle time waitstates until the pin returns to a low level. An internal pullup device will hold this pin high when nothing is driving it.
ALE	83	0	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.
ĒĀ	84	1	External Access Enable pin. A low level at this pin during and after Reset forces the C161CS/JC/JI to begin instruction execution out of external memory. A high level forces execution out of the internal program memory. "ROMless" versions must have this pin tied to '0'.
PORT0 POL.0-7 POH.0-7	85- 92 95- 102	IO	PORT0 consists of the two 8-bit bidirectional I/O ports P0L and P0H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. In case of an external bus configuration, PORT0 serves as the address (A) and address/data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes. <b>Demultiplexed bus modes:</b>
			Data Path Width:         8-bit         16-bit           P0L.0 - P0L.7:         D0 - D7         D0 - D7           P0H.0 - P0H.7:         I/O         D8 - D15
			Multiplexed bus modes:Data Path Width:8-bit16-bitP0L.0 - P0L.7:AD0 - AD7AD0 - AD7P0H.0 - P0H.7:A8 - A15AD8 - AD15
			Note: At the end of an external reset (EA = '0') PORT0 also inputs the configuration values.





### Table 2Pin Definitions and Functions (cont'd)

Symbol	Pin No.	Input Outp.	Function
PORT1		10	PORT1 consists of the two 8-bit bidirectional I/O ports P1L
P1L.0-7	103-		and P1H. It is bit-wise programmable for input or output via
	110		direction bits. For a pin configured as input, the output driver
P1H.0-7			is put into high-impedance state. PORT1 is used as the
	120		16-bit address bus (A) in demultiplexed bus modes and also
			after switching from a demultiplexed bus mode to a
			multiplexed bus mode.
<b>Б</b> <i>и</i> и <i>и</i>			The following PORT1 pins also serve for alternate functions:
P1H.4	117	I/O	CC24IO CAPCOM2: CC24 Capture Inp./Compare Outp.
P1H.5	118	I/O	CC25IO CAPCOM2: CC25 Capture Inp./Compare Outp.
P1H.6	119	I/O	CC26IO CAPCOM2: CC26 Capture Inp./Compare Outp.
P1H.7	120	I/O	CC27IO CAPCOM2: CC27 Capture Inp./Compare Outp.
XTAL2	123	0	XTAL2: Output of the oscillator amplifier circuit.
XTAL1	124	1	XTAL1: Input to the oscillator amplifier and input to
			the internal clock generator
			To clock the device from an external source, drive XTAL1,
			while leaving XTAL2 unconnected. Minimum and maximum
			high/low and rise/fall times specified in the AC
			Characteristics must be observed.
XTAL3	126	1	XTAL3: Input to the 32-kHz oscillator amplifier and
			input to the internal clock generator
XTAL4	127	0	XTAL4: Output of the oscillator amplifier circuit.
			To clock the device from an external source, drive XTAL3,
			while leaving XTAL4 unconnected. Minimum and maximum
			high/low and rise/fall times specified in the AC
			Characteristics must be observed.



Table 2	Piı	n Definit	ions and Functions (cont'd)
Symbol	Pin No.	Input Outp.	Function
RSTIN	128	Ι/Ο	Reset Input with Schmitt-Trigger characteristics. A low level at this pin while the oscillator is running resets the C161CS/ JC/JI. An internal pullup resistor permits power-on reset using only a capacitor connected to $V_{SS}$ . A spike filter suppresses input pulses < 10 ns. Input pulses > 100 ns safely pass the filter. The minimum duration for a safe recognition should be 100 ns + 2 CPU clock cycles. In bidirectional reset mode (enabled by setting bit BDRSTEN in register SYSCON) the RSTIN line is internally pulled low for the duration of the internal reset sequence upon any reset (HW, SW, WDT). See note below this table. <i>Note: To let the reset configuration of PORTO settle and to let the PLL lock a reset duration of ca. 1 ms is</i>
<u>.</u>	25		recommended.
$\frac{V_{AREF}}{V}$	35	-	Reference voltage for the A/D converter.
	36	-	Reference ground for the A/D converter.
V <sub>DD</sub>	4, 18, 26 <sup>2)</sup> , 42, 52, 68, 78, 93, 111, 121	_	<ul> <li>Digital Supply Voltage:</li> <li>+5 V during normal operation and idle mode.</li> <li>≥ 2.5 V during power down mode if RTC is off</li> <li>≥ 2.7 V during power down mode if RTC is running</li> </ul>
V <sub>SS</sub>	3, 17, 25 <sup>2)</sup> , 41, 51, 69, 79, 94, 112, 122, 125	-	Digital Ground.

<sup>1)</sup> The CAN and/or SDLM interface lines are assigned to ports P4 and P7 under software control. Within the CAN module or SDLM several assignments can be selected.

<sup>2)</sup> Supply pins 25 and 26 feed the Analog/Digital Converter and should be decoupled separately.



Note: The following behavioural differences must be observed when the bidirectional reset is active:

- Bit BDRSTEN in register SYSCON cannot be changed after EINIT and is cleared automatically after a reset.
- The reset indication flags always indicate a long hardware reset.
- The PORT0 configuration is treated as if it were a hardware reset. In particular, the bootstrap loader may be activated when P0L.4 is low.
- Pin RSTIN may only be connected to external reset devices with an open drain output driver.
- A short hardware reset is extended to the duration of the internal reset sequence.




#### **Functional Description**

The architecture of the C161CS/JC/JI combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. In addition the on-chip memory blocks allow the design of compact systems with maximum performance.

The following block diagram gives an overview of the different on-chip components and of the advanced, high bandwidth internal bus structure of the C161CS/JC/JI.

Note: All time specifications refer to a CPU clock of 25 MHz (see definition in the AC Characteristics section).



#### Figure 3 Block Diagram

The program memory, the internal RAM (IRAM) and the set of generic peripherals are connected to the CPU via separate buses. A fourth bus, the XBUS, connects external resources as well as additional on-chip resources, the X-Peripherals (see **Figure 3**).

The XBUS resources (XRAM, CAN, SDLM, IIC, ASC1) of the C161CS/JC/JI can be enabled during initialization by setting the general X-Peripheral enable bit XPEN (SYSCON.2).

If the X-Peripherals remain disabled they consume neither address space nor port pins.



#### Memory Organization

The memory space of the C161CS/JC/JI is configured in a Von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bitaddressable.

The C161CS/JC/JI incorporates 256 KBytes of on-chip mask-programmable ROM for code or constant data. The lower 32 KBytes of the on-chip ROM can be mapped either to segment 0 or segment 1.

2 KBytes of on-chip Internal RAM (IRAM) are provided as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

1024 bytes ( $2 \times 512$  bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for future members of the C166 Family.

8 KBytes of on-chip Extension RAM (XRAM) are provided to store user data, user stacks, or code. The XRAM is accessed like external memory and therefore cannot be used for the system stack or for register banks and is not bitaddressable. The XRAM permits 16-bit accesses with maximum speed.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 16 MBytes of external RAM and/or ROM can be connected to the microcontroller.



#### External Bus Controller

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes, which are as follows:

- 16-/18-/20-/24-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/24-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/ output on PORT0 or P0L, respectively. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read Write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories and external peripherals.

In addition, up to 4 independent address windows may be defined (via register pairs ADDRSELx / BUSCONx) which control the access to different resources with different bus characteristics. These address windows are arranged hierarchically where BUSCON4 overrides BUSCON3 and BUSCON2 overrides BUSCON1. All accesses to locations not covered by these 4 address windows are controlled by BUSCON0.

Up to 5 external  $\overline{CS}$  signals (4 windows plus default) can be generated in order to save external glue logic. The C161CS/JC/JI offers the possibility to switch the  $\overline{CS}$  outputs to an unlatched mode. In this mode the internal filter logic is switched off and the  $\overline{CS}$  signals are directly generated from the address. The unlatched  $\overline{CS}$  mode is enabled by setting CSCFG (SYSCON.6).

Access to very slow memories or memories with varying access times is supported via a particular 'Ready' function.

A HOLD/HLDA protocol is available for bus arbitration and allows to share external resources with other bus masters. The bus arbitration is enabled by setting bit HLDEN in register PSW. After setting HLDEN once, pins P6.7 ... P6.5 (BREQ, HLDA, HOLD) are automatically controlled by the EBC. In Master Mode (default after reset) the HLDA pin is an output. By setting bit DP6.7 to '1' the Slave Mode is selected where pin HLDA is switched to input. This allows to directly connect the slave controller to another master controller without glue logic.

For applications which require less than 16 MBytes of external memory space, this address space can be restricted to 1 MByte, 256 KByte, or to 64 KByte. In this case Port 4 outputs four, two, or no address lines at all. It outputs all 8 address lines, if an address space of 16 MBytes is used.



Note: When one or both of the on-chip CAN Modules or the SDLM are used with the interface lines assigned to Port 4, the interface lines override the segment address lines and the segment address output on Port 4 is therefore limited to 6/4 bits i.e. address lines A21/A19 ... A16. CS lines can be used to increase the total amount of addressable external memory.

#### **Central Processing Unit (CPU)**

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Based on these hardware provisions, most of the C161CS/JC/JI's instructions can be executed in just one machine cycle which requires 80 ns at 25 MHz CPU clock. For example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: branches in 2 cycles, a  $16 \times 16$  bit multiplication in 5 cycles and a 32-/16-bit division in 10 cycles. Another pipeline optimization, the so-called 'Jump Cache', allows reducing the execution time of repeatedly performed jumps in a loop from 2 cycles to 1 cycle.




Figure 4 CPU Block Diagram



The CPU has a register context consisting of up to 16 wordwide GPRs at its disposal. These 16 GPRs are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at any time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 1024 words is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient C161CS/JC/JI instruction set which includes the following instruction classes:

- Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.



#### Interrupt System

With an interrupt response time within a range from just 5 to 12 CPU clocks (in case of internal program execution), the C161CS/JC/JI is capable of reacting very fast to the occurrence of non-deterministic events.

The architecture of the C161CS/JC/JI supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source or the destination pointer. An individual PEC transfer counter is implicity decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data. The C161CS/JC/JI has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield exists for each of the possible interrupt sources. Via its related register, each source can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

 Table 3 shows all of the possible C161CS/JC/JI interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.

Note: Interrupt nodes which are not used by associated peripherals, may be used to generate software controlled interrupt requests by setting the respective interrupt request bit (xIR).



### Table 3 C161CS/JC/JI Interrupt Nodes

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
CAPCOM Register 0	CC0IR	CC0IE	CC0INT	00'0040 <sub>H</sub>	10 <sub>H</sub>
CAPCOM Register 1	CC1IR	CC1IE	CC1INT	00'0044 <sub>H</sub>	11 <sub>H</sub>
CAPCOM Register 2	CC2IR	CC2IE	CC2INT	00'0048 <sub>H</sub>	12 <sub>H</sub>
CAPCOM Register 3	CC3IR	CC3IE	CC3INT	00'004C <sub>H</sub>	13 <sub>H</sub>
CAPCOM Register 4	CC4IR	CC4IE	CC4INT	00'0050 <sub>H</sub>	14 <sub>H</sub>
CAPCOM Register 5	CC5IR	CC5IE	CC5INT	00'0054 <sub>H</sub>	15 <sub>H</sub>
CAPCOM Register 6	CC6IR	CC6IE	CC6INT	00'0058 <sub>H</sub>	16 <sub>H</sub>
CAPCOM Register 7	CC7IR	CC7IE	CC7INT	00'005C <sub>H</sub>	17 <sub>H</sub>
CAPCOM Register 8	CC8IR	CC8IE	CC8INT	00'0060 <sub>H</sub>	18 <sub>H</sub>
CAPCOM Register 9	CC9IR	CC9IE	CC9INT	00'0064 <sub>H</sub>	19 <sub>H</sub>
CAPCOM Register 10	CC10IR	CC10IE	CC10INT	00'0068 <sub>H</sub>	1A <sub>H</sub>
CAPCOM Register 11	CC11IR	CC11IE	CC11INT	00'006C <sub>H</sub>	1B <sub>H</sub>
CAPCOM Register 12	CC12IR	CC12IE	CC12INT	00'0070 <sub>H</sub>	1C <sub>H</sub>
CAPCOM Register 13	CC13IR	CC13IE	CC13INT	00'0074 <sub>H</sub>	1D <sub>H</sub>
CAPCOM Register 14	CC14IR	CC14IE	CC14INT	00'0078 <sub>H</sub>	1E <sub>H</sub>
CAPCOM Register 15	CC15IR	CC15IE	CC15INT	00'007C <sub>H</sub>	1F <sub>H</sub>
CAPCOM Register 16	CC16IR	CC16IE	CC16INT	00'00C0 <sub>H</sub>	30 <sub>H</sub>
CAPCOM Register 17	CC17IR	CC17IE	CC17INT	00'00C4 <sub>H</sub>	31 <sub>H</sub>
CAPCOM Register 18	CC18IR	CC18IE	CC18INT	00'00C8 <sub>H</sub>	32 <sub>H</sub>
CAPCOM Register 19	CC19IR	CC19IE	CC19INT	00'00CC <sub>H</sub>	33 <sub>H</sub>
CAPCOM Register 20	CC20IR	CC20IE	CC20INT	00'00D0 <sub>H</sub>	34 <sub>H</sub>
CAPCOM Register 21	CC21IR	CC21IE	CC21INT	00'00D4 <sub>H</sub>	35 <sub>H</sub>
CAPCOM Register 22	CC22IR	CC22IE	CC22INT	00'00D8 <sub>H</sub>	36 <sub>H</sub>
CAPCOM Register 23	CC23IR	CC23IE	CC23INT	00'00DC <sub>H</sub>	37 <sub>H</sub>
CAPCOM Register 24	CC24IR	CC24IE	CC24INT	00'00E0 <sub>H</sub>	38 <sub>H</sub>
CAPCOM Register 25	CC25IR	CC25IE	CC25INT	00'00E4 <sub>H</sub>	39 <sub>H</sub>
CAPCOM Register 26	CC26IR	CC26IE	CC26INT	00'00E8 <sub>H</sub>	3A <sub>H</sub>
CAPCOM Register 27	CC27IR	CC27IE	CC27INT	00'00EC <sub>H</sub>	3B <sub>H</sub>
CAPCOM Register 28	CC28IR	CC28IE	CC28INT	00'00E0 <sub>H</sub>	3C <sub>H</sub>
CAPCOM Register 29	CC29IR	CC29IE	CC29INT	00'0110 <sub>H</sub>	44 <sub>H</sub>



#### Table 3C161CS/JC/JI Interrupt Nodes (cont'd)

Source of Interrupt or	Request	Enable	Interrupt	Vector	Trap
PEC Service Request	Flag	Flag	Vector	Location	Number
CAPCOM Register 30	CC30IR	CC30IE	CC30INT	00'0114 <sub>H</sub>	45 <sub>H</sub>
CAPCOM Register 31	CC31IR	CC31IE	CC31INT	00'0118 <sub>H</sub>	46 <sub>H</sub>
CAPCOM Timer 0	T0IR	TOIE	TOINT	00'0080 <sub>H</sub>	20 <sub>H</sub>
CAPCOM Timer 1	T1IR	T1IE	T1INT	00'0084 <sub>H</sub>	21 <sub>H</sub>
CAPCOM Timer 7	T7IR	T7IE	T7INT	00'00F4 <sub>H</sub>	3D <sub>H</sub>
CAPCOM Timer 8	T8IR	T8IE	T8INT	00'00F8 <sub>H</sub>	3E <sub>H</sub>
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088 <sub>H</sub>	22 <sub>H</sub>
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008C <sub>H</sub>	23 <sub>H</sub>
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090 <sub>H</sub>	24 <sub>H</sub>
GPT2 Timer 5	T5IR	T5IE	T5INT	00'0094 <sub>H</sub>	25 <sub>H</sub>
GPT2 Timer 6	T6IR	T6IE	T6INT	00'0098 <sub>H</sub>	26 <sub>H</sub>
GPT2 CAPREL Reg.	CRIR	CRIE	CRINT	00'009C <sub>H</sub>	27 <sub>H</sub>
A/D Conversion Compl.	ADCIR	ADCIE	ADCINT	00'00A0 <sub>H</sub>	28 <sub>H</sub>
A/D Overrun Error	ADEIR	ADEIE	ADEINT	00'00A4 <sub>H</sub>	29 <sub>H</sub>
ASC0 Transmit	S0TIR	SOTIE	SOTINT	00'00A8 <sub>H</sub>	2A <sub>H</sub>
ASC0 Transmit Buffer	S0TBIR	S0TBIE	S0TBINT	00'011C <sub>H</sub>	47 <sub>H</sub>
ASC0 Receive	SORIR	SORIE	SORINT	00'00AC <sub>H</sub>	2B <sub>H</sub>
ASC0 Error	S0EIR	SOEIE	SOEINT	00'00B0 <sub>H</sub>	2C <sub>H</sub>
SSC Transmit	SCTIR	SCTIE	SCTINT	00'00B4 <sub>H</sub>	2D <sub>H</sub>
SSC Receive	SCRIR	SCRIE	SCRINT	00'00B8 <sub>H</sub>	2E <sub>H</sub>
SSC Error	SCEIR	SCEIE	SCEINT	00'00BC <sub>H</sub>	2F <sub>H</sub>
IIC Data Transfer Event	XP0IR	XP0IE	XP0INT	00'0100 <sub>H</sub>	40 <sub>H</sub>
IIC Protocol Event	XP1IR	XP1IE	XP1INT	00'0104 <sub>H</sub>	41 <sub>H</sub>
CAN1 (C161CS/JC)	XP2IR	XP2IE	XP2INT	00'0108 <sub>H</sub>	42 <sub>H</sub>
PLL/OWD and RTC	XP3IR	XP3IE	XP3INT	00'010C <sub>H</sub>	43 <sub>H</sub>
ASC1 Transmit	XP4IR	XP4IE	XP4INT	00'0120 <sub>H</sub>	48 <sub>H</sub>
ASC1 Receive	XP5IR	XP5IE	XP5INT	00'0124 <sub>H</sub>	49 <sub>H</sub>
ASC1 Error	XP6IR	XP6IE	XP6INT	00'0128 <sub>H</sub>	4A <sub>H</sub>
CAN2 ( <b>C161CS</b> ) or SDLM ( <b>C161JC/JI</b> )	XP7IR	XP7IE	XP7INT	00'012C <sub>H</sub>	4B <sub>H</sub>



The C161CS/JC/JI also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

**Table 4** shows all of the possible exceptions or error conditions that can arise during runtime:

Exception Condition	Trap Flag	Trap Vector	Vector Location	Trap Number	Trap Priority
Reset Functions: Hardware Reset Software Reset W-dog Timer Overflow	_	RESET RESET RESET	00'0000 <sub>H</sub> 00'0000 <sub>H</sub> 00'0000 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>	     
Class A Hardware Traps: Non-Maskable Interrupt Stack Overflow Stack Underflow	NMI STKOF STKUF	NMITRAP STOTRAP STUTRAP	00'0008 <sub>H</sub> 00'0010 <sub>H</sub> 00'0018 <sub>H</sub>	02 <sub>H</sub> 04 <sub>H</sub> 06 <sub>H</sub>	    
Class B Hardware Traps: Undefined Opcode Protected Instruction Fault	UNDOPC PRTFLT	BTRAP BTRAP	00'0028 <sub>H</sub> 00'0028 <sub>H</sub>	0A <sub>H</sub> 0A <sub>H</sub>	1
Illegal Word Operand Access	ILLOPA	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	
Illegal Instruction Access Illegal External Bus Access	ILLINA ILLBUS	BTRAP BTRAP	00'0028 <sub>H</sub> 00'0028 <sub>H</sub>	0A <sub>H</sub> 0A <sub>H</sub>	1
Reserved	-	-	[2C <sub>H</sub> – 3C <sub>H</sub> ]	[0B <sub>H</sub> – 0F <sub>H</sub> ]	-
Software Traps TRAP Instruction	_	_	Any [00'0000 <sub>H</sub> 00'01FC <sub>H</sub> ] in steps of 4 <sub>H</sub>	Any [00 <sub>H</sub> – 7F <sub>H</sub> ]	Current CPU Priority

#### Table 4Hardware Trap Summary



#### Capture/Compare (CAPCOM) Units

The CAPCOM units support generation and control of timing sequences on up to 32 channels with a maximum resolution of 16 TCL. The CAPCOM units are typically used to handle high speed I/O tasks such as pulse and waveform generation, pulse width modulation (PMW), Digital to Analog (D/A) conversion, software timing, or time recording relative to external events.

Four 16-bit timers (T0/T1, T7/T8) with reload registers provide two independent time bases for the capture/compare register array.

The input clock for the timers is programmable to several prescaled values of the internal system clock, or may be derived from an overflow/underflow of timer T6 in module GPT2. This provides a wide range of variation for the timer period and resolution and allows precise adjustments to the application specific requirements. In addition, external count inputs for CAPCOM timers T0 and T7 allow event scheduling for the capture/ compare registers relative to external events.

Both of the two capture/compare register arrays contain 16 dual purpose capture/ compare registers, each of which may be individually allocated to either CAPCOM timer T0 or T1 (T7 or T8, respectively), and programmed for capture or compare function. Eight registers of each module have one port pin associated with it which serves as an input pin for triggering the capture function, or as an output pin to indicate the occurrence of a compare event.

When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('captured') into the capture/compare register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event.

The contents of all registers which have been selected for one of the five compare modes are continuously compared with the contents of the allocated timers.

Compare Modes	Function
Mode 0	Interrupt-only compare mode; several compare interrupts per timer period are possible
Mode 1	Pin toggles on each compare match; several compare events per timer period are possible
Mode 2	Interrupt-only compare mode; only one compare interrupt per timer period is generated
Mode 3	Pin set '1' on match; pin reset '0' on compare time overflow; only one compare event per timer period is generated

Table 5Compare Modes (CAPCOM)



When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken based on the selected compare mode.




Figure 5 CAPCOM Unit Block Diagram



#### General Purpose Timer (GPT) Unit

The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of **module GPT1** can be configured individually for one of four basic modes of operation, which are Timer, Gated Timer, Counter, and Incremental Interface Mode. In Timer Mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 16 TCL.


The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD) to facilitate e.g. position tracking.

In Incremental Interface Mode the GPT1 timers (T2, T3, T4) can be directly connected to the incremental position sensor signals A and B via their respective inputs TxIN and TxEUD. Direction and count signals are internally derived from these two input signals, so the contents of the respective timer Tx corresponds to the sensor position. The third position sensor signal TOP0 can be connected to an interrupt input.

Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer overflow/underflow. The state of this latch may be output on pin T3OUT e.g. for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 is captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.





#### Figure 6 Block Diagram of GPT1


With its maximum resolution of 8 TCL, the **GPT2 module** provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals. The count direction (up/ down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD). Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.

The state of this latch may be used to clock timer T5, and/or it may be output on pin T6OUT. The overflows/underflows of timer T6 can additionally be used to clock the CAPCOM timers T0 or T1, and to cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared



after the capture procedure. This allows the C161CS/JC/JI to measure absolute time differences or to perform pulse multiplication without software overhead.

The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of GPT1 timer T3's inputs T3IN and/or T3EUD. This is especially advantageous when T3 operates in Incremental Interface Mode.








#### Real Time Clock

The Real Time Clock (RTC) module of the C161CS/JC/JI consists of a chain of 3 divider blocks, a fixed 8:1 divider, the reloadable 16-bit timer T14, and the 32-bit RTC timer (accessible via registers RTCH and RTCL). The RTC module is directly clocked via a separate clock driver with the on-chip main oscillator frequency divided by 32 ( $f_{\text{RTC}} = f_{\text{OSCm}} / 32$ ) or with the on-chip auxiliary oscillator frequency ( $f_{\text{RTC}} = f_{\text{OSCa}}$ ). It is therefore independent from the selected clock generation mode of the C161CS/JC/JI. All timers count up.

The RTC module can be used for different purposes:

- System clock to determine the current time and date
- Cyclic time based interrupt
- 48-bit timer for long term measurements



#### Figure 8 RTC Block Diagram

Note: The registers associated with the RTC are not affected by a reset in order to maintain the correct system time even when intermediate resets are executed.



#### A/D Converter

For analog signal measurement, a 10-bit A/D converter with 12 multiplexed input channels and a sample and hold circuit has been integrated on-chip. It uses the method of successive approximation. The sample time (for loading the capacitors) and the conversion time is programmable and can so be adjusted to the external circuitry.

Overrun error detection/protection is provided for the conversion result register (ADDAT): either an interrupt request will be generated when the result of a previous conversion has not been read from the result register at the time the next conversion is complete, or the next conversion is suspended in such a case until the previous result has been read.

For applications which require less than 12 analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converter of the C161CS/JC/JI supports four different conversion modes. In the standard Single Channel conversion mode, the analog level on a specified channel is sampled once and converted to a digital result. In the Single Channel Continuous mode, the analog level on a specified channel is repeatedly sampled and converted without software intervention. In the Auto Scan mode, the analog levels on a prespecified number of channels (standard or extension) are sequentially sampled and converted. In the Auto Scan Continuous mode, the number of prespecified channels is repeatedly sampled and converted. In the Auto Scan Continuous mode, the conversion of a specific channel can be inserted (injected) into a running sequence without disturbing this sequence. This is called Channel Injection Mode.

The Peripheral Event Controller (PEC) may be used to automatically store the conversion results into a table in memory for later evaluation, without requiring the overhead of entering and exiting interrupt routines for each data transfer.

After each reset and also during normal operation the ADC automatically performs calibration cycles. This automatic self-calibration constantly adjusts the converter to changing operating conditions (e.g. temperature) and compensates process variations.

These calibration cycles are part of the conversion cycle, so they do not affect the normal operation of the A/D converter.

In order to decouple analog inputs from digital noise and to avoid input trigger noise those pins used for analog input can be disconnected from the digital IO or input stages under software control. This can be selected for each pin separately via register P5DIDIS (Port 5 Digital Input Disable).



#### Serial Channels

Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by three serial interfaces with different functionality, two Asynchronous/Synchronous Serial Channels (**ASC0/ASC1**) and a High-Speed Synchronous Serial Channel (**SSC**).

**The ASC0** is upward compatible with the serial ports of the Infineon 8-bit microcontroller families and supports full-duplex asynchronous communication at up to 781 kBaud and half-duplex synchronous communication at up to 3.1 MBaud (@ 25 MHz CPU clock).

A dedicated baud rate generator allows to set up all standard baud rates without oscillator tuning. For transmission, reception and error handling 4 separate interrupt vectors are provided. In asynchronous mode, 8- or 9-bit data frames are transmitted or received, preceded by a start bit and terminated by one or two stop bits. For multiprocessor communication, a mechanism to distinguish address from data bytes has been included (8-bit data plus wake up bit mode).

In synchronous mode, the ASC0 transmits or receives bytes (8 bits) synchronously to a shift clock which is generated by the ASC0. The ASC0 always shifts the LSB first. A loop back option is available for testing purposes.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. A parity bit can automatically be generated on transmission or be checked on reception. Framing error detection allows to recognize data frames with missing stop bits. An overrun error will be generated, if the last character received has not been read out of the receive buffer register at the time the reception of a new character is complete.

**The ASC1** is function compatible with the ASC0, except that its registers are not bitaddressable (XBUS peripheral) and it provides only three interrupt vectors.

**The SSC** supports full-duplex synchronous communication at up to 6.25 MBaud (@ 25 MHz CPU clock). It may be configured so it interfaces with serially linked peripheral components. A dedicated baud rate generator allows to set up all standard baud rates without oscillator tuning. For transmission, reception and error handling three separate interrupt vectors are provided.

The SSC transmits or receives characters of 2 ... 16 bits length synchronously to a shift clock which can be generated by the SSC (master mode) or by an external master (slave mode). The SSC can start shifting with the LSB or with the MSB and allows the selection of shifting and latching clock edges as well as the clock polarity.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. Transmit and receive error supervise the correct handling of the data buffer. Phase and baudrate error detect incorrect serial data.



#### Serial Data Link Module (SDLM)

The Serial Data Link Module (SDLM) provides serial communication via a J1850 type multiplexed serial bus via an external J1850 bus transceiver. The module conforms to the SAE Class B J1850 specification for variable pulse width modulation (VPW). The SDLM is integrated as an on-chip peripheral and is connected to the CPU via the XBUS.

#### **General SDLM Features:**

- Compliant to the SAE Class B J1850 specification (VPW)
- Class 2 protocol fully supported
- Variable Pulse Width (VPW) operation at 10.4 kBaud
- High Speed 4X operation at 41.6 kBaud
- Programmable Normalization Bit
- Programmable Delay for transceiver interface
- Digital Noise Filter
- Power Down mode with automatic wakeup support upon bus activity
- Single Byte Header and Consolidated Header supported
- CRC generation and checking
- Receive and transmit Block Mode

#### **Data Link Operation Features:**

- 11 Byte Transmit Buffer
- Double buffered 11 Byte receive buffer (optional overwrite enable)
- Support for In Frame Response (IFR) types 1, 2 and 3
- Transmit and Receiver Message Buffers configurable for either FIFO or Byte mode
- Advanced Interrupt Handling with 8 separately enabled sources:

Error, format or bus shorted CRC error Lost Arbitration Break received In-Frame-Response request Header received Complete message received Transmit successful

- Automatic IFR transmission (Types 1 and 2) for 3-Byte consolidated headers
- User configurable clock divider
- Bus status flags (IDLE, EOF, EOD, SOF, Tx and Rx in progress)
- Note: When the SDLM is used with the interface lines assigned to Port 4, the interface lines override the segment address lines and the segment address output on Port 4 is therefore limited to 6/4 bits i.e. address lines A21/A19 ... A16. CS lines can be used to increase the total amount of addressable external memory.



# **CAN-Modules**

The integrated CAN-Modules handle the completely autonomous transmission and reception of CAN frames in accordance with the CAN specification V2.0 part B (active), i.e. the on-chip CAN-Modules can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

The modules provide Full CAN functionality on up to 15 message objects each. Message object 15 may be configured for Basic CAN functionality. Both modes provide separate masks for acceptance filtering which allows to accept a number of identifiers in Full CAN mode and also allows to disregard a number of identifiers in Basic CAN mode. All message objects can be updated independent from the other objects and are equipped for the maximum message length of 8 bytes.

The bit timing is derived from the XCLK and is programmable up to a data rate of 1 MBaud. Each CAN-Module uses two pins of Port 4 or Port 8 to interface to an external bus transceiver. The interface pins are assigned via software.

**Module CAN2** (C161CS only) is identical with the first one, except that it uses a separate address area and a separate interrupt node.

The two CAN modules can be internally coupled by assigning their interface pins to the same two port pins, or they can interface to separate CAN buses.

Note: When one or both of the on-chip CAN Modules are used with the interface lines assigned to Port 4, the interface lines override the segment address lines and the segment address output on Port 4 is therefore limited to 6/4 bits i.e. address lines A21/A19 ... A16. CS lines can be used to increase the total amount of addressable external memory.

### IIC Module

The integrated IIC Bus Module handles the transmission and reception of frames over the two-line IIC bus in accordance with the IIC Bus specification. The on-chip IIC Module can receive and transmit data using 7-bit or 10-bit addressing and it can operate in slave mode, in master mode or in multi-master mode.

Several physical interfaces (port pins) can be established under software control. Data can be transferred at speeds up to 400 kbit/sec.

Two interrupt nodes dedicated to the IIC module allow efficient interrupt service and also support operation via PEC transfers.

Note: The port pins associated with the IIC interfaces feature open drain drivers only, as required by the IIC specification.



# **Parallel Ports**

The C161CS/JC/JI provides up to 93 I/O lines which are organized into eight input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of five I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers, Port 9 provides open-drain-only drivers. During the internal reset, all port pins are configured as inputs.

The input threshold of Port 2, Port 3, Port 4, Port 6, and Port 7 is selectable (TTL or CMOS like), where the special CMOS like input threshold reduces noise sensitivity due to the input hysteresis. The input threshold may be selected individually for each byte of the respective ports.

All port lines have programmable alternate input or output functions associated with them. All port lines that are not used for these alternate functions may be used as general purpose IO lines.

PORT0 and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A23/19/17 ... A16 in systems where segmentation is enabled to access more than 64 KBytes of memory.

Port 2, Port 7, and parts of PORT1 are associated with the capture inputs or compare outputs of the CAPCOM units.

Port 6 provides optional bus arbitration signals (BREQ, HLDA, HOLD) and chip select signals.

Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal  $\overline{BHE}$ , and the system clock output CLKOUT (or the programmable frequency output FOUT).

Port 5 is used for the analog input channels to the A/D converter or timer control signals.

The edge characteristics (transition time) and driver characteristics (output current) of the C161CS/JC/JI's port drivers can be selected via the Port Output Control registers (POCONx).



# Watchdog Timer

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip's start-up procedure is always monitored. The software has to be designed to service the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the RSTOUT pin low in order to allow external hardware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided by 2/4/128/256. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Thus, time intervals between 20  $\mu$ s and 671 ms can be monitored (@ 25 MHz).

The default Watchdog Timer interval after reset is 5.24 ms (@ 25 MHz).

### **Oscillator Watchdog**

The Oscillator Watchdog (OWD) monitors the clock signal generated by the on-chip oscillator (either with a crystal or via external clock drive). For this operation the PLL provides a clock signal which is used to supervise transitions on the oscillator clock. This PLL clock is independent from the XTAL1 clock. When the expected oscillator clock transitions are missing the OWD activates the PLL Unlock / OWD interrupt node and supplies the CPU with the PLL clock signal. Under these circumstances the PLL will oscillate with its basic frequency.

In direct drive mode the PLL base frequency is used directly ( $f_{CPU} = 2 \dots 5 \text{ MHz}$ ). In prescaler mode the PLL base frequency is divided by 2 ( $f_{CPU} = 1 \dots 2.5 \text{ MHz}$ ).

Note: The CPU clock source is only switched back to the oscillator clock after a hardware reset.

**The oscillator watchdog can be disabled** by setting bit OWDDIS in register SYSCON. In this case (OWDDIS = '1') the PLL remains idle and provides no clock signal, while the CPU clock signal is derived directly from the oscillator clock or via prescaler or SDD. Also no interrupt request will be generated in case of a missing oscillator clock.

Note: At the end of an external reset ( $\overline{EA} = '0'$ ) bit OWDDIS reflects the inverted level of pin  $\overline{RD}$  at that time. Thus the oscillator watchdog may also be disabled via hardware by (externally) pulling the  $\overline{RD}$  line low upon a reset, similar to the standard reset configuration via PORT0. At the end of an internal reset ( $\overline{EA} = '1'$ ) bit OWDDIS is cleared.



#### **Power Management**

The C161CS/JC/JI provides several means to control the power it consumes either at a given time or averaged over a certain timespan. Three mechanisms can be used (partly in parallel):

• **Power Saving Modes** switch the C161CS/JC/JI into a special operating mode (control via instructions).

Idle Mode stops the CPU while the peripherals can continue to operate.

Sleep Mode and Power Down Mode stop all clock signals and all operation (RTC may optionally continue running). Sleep Mode can be terminated by external interrupt signals.

• Clock Generation Management controls the distribution and the frequency of internal and external clock signals (control via register SYSCON2). Slow Down Mode lets the C161CS/JC/JI run at a CPU clock frequency of  $f_{\rm OSC}$  /

1 ... 32 (half for prescaler operation) which drastically reduces the consumed power. The PLL can be optionally disabled while operating in Slow Down Mode.

External circuitry can be controlled via the programmable frequency output FOUT.

• **Peripheral Management** permits temporary disabling of peripheral modules (control via register SYSCON3).

Each peripheral can separately be disabled/enabled. A group control option disables a major part of the peripheral set by setting one single bit.

The on-chip RTC supports intermittend operation of the C161CS/JC/JI by generating cyclic wakeup signals. This offers full performance to quickly react on action requests while the intermittend sleep phases greatly reduce the average power consumption of the system.





### **Instruction Set Summary**

 Table 6 lists the instructions of the C161CS/JC/JI in a condensed way.

The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the **"C166 Family Instruction Set Manual"**.

This document also provides a detailled description of each instruction.

Mnemonic	Description	Bytes						
ADD(B)	Add word (byte) operands	2/4						
ADDC(B)	Add word (byte) operands with Carry							
SUB(B)	Subtract word (byte) operands							
SUBC(B)	Subtract word (byte) operands with Carry	2/4						
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16-16-bit)	2						
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2						
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2						
CPL(B)	Complement direct word (byte) GPR	2						
NEG(B)	Negate direct word (byte) GPR	2						
AND(B)	Bitwise AND, (word/byte operands)	2/4						
OR(B)	Bitwise OR, (word/byte operands)	2/4						
XOR(B)	Bitwise XOR, (word/byte operands)	2/4						
BCLR	Clear direct bit	2						
BSET	Set direct bit	2						
BMOV(N)	Move (negated) direct bit to direct bit	4						
BAND, BOR, BXOR	AND/OR/XOR direct bit with direct bit	4						
BCMP	Compare direct bit to direct bit	4						
BFLDH/L	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4						
CMP(B)	Compare word (byte) operands	2/4						
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4						
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4						
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2						
SHL / SHR	Shift left/right direct word GPR	2						
ROL / ROR	Rotate left/right direct word GPR	2						
ASHR	Arithmetic (sign bit) shift right direct word GPR	2						

#### Table 6 Instruction Set Summary



Table 6Instruction Set Summary (cont'd)									
Mnemonic	Description	Bytes							
MOV(B)	Move word (byte) data	2/4							
MOVBS	Move byte operand to word operand with sign extension								
MOVBZ	Move byte operand to word operand. with zero extension								
JMPA, JMPI, JMPR	Jump absolute/indirect/relative if condition is met	4							
JMPS	Jump absolute to a code segment	4							
J(N)B	Jump relative if direct bit is (not) set	4							
JBC	Jump relative and clear bit if direct bit is set	4							
JNBS	Jump relative and set bit if direct bit is not set	4							
CALLA, CALLI, CALLR	Call absolute/indirect/relative subroutine if condition is met	4							
CALLS	Call absolute subroutine in any code segment	4							
PCALL	Push direct word register onto system stack and call absolute subroutine	4							
TRAP	Call interrupt service routine via immediate trap number	2							
PUSH, POP	Push/pop direct word register onto/from system stack	2							
SCXT	Push direct word register onto system stack and update register with word operand	4							
RET	Return from intra-segment subroutine	2							
RETS	Return from inter-segment subroutine	2							
RETP	Return from intra-segment subroutine and pop direct word register from system stack	2							
RETI	Return from interrupt service subroutine	2							
SRST	Software Reset	4							
DLE	Enter Idle Mode	4							
PWRDN	Enter Power Down Mode (supposes MMI-pin being low)	4							
SRVWDT	Service Watchdog Timer	4							
DISWDT	Disable Watchdog Timer	4							
EINIT	Signify End-of-Initialization on RSTOUT-pin	4							
ATOMIC	Begin ATOMIC sequence	2							
EXTR	Begin EXTended Register sequence	2							
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4							
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4							
NOP	Null operation	2							



# **Special Function Registers Overview**

**Table 7** lists all SFRs which are implemented in the C161CS/JC/JI in alphabetical order. **Bit-addressable** SFRs are marked with the letter "**b**" in column "Name". SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "**E**" in column "Physical Address". Registers within on-chip X-peripherals are marked with the letter "**X**" in column "Physical Address".

An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

Note: Registers within device specific interface modules (CAN, SDLM) are only present in the corresponding device, of course.

Name		Physica Addres		8-Bit Addr.	Description	Reset Value
ADCIC	b	FF98 <sub>H</sub>		CCH	A/D Converter End of Conversion Interrupt Control Register	0000 <sub>H</sub>
ADCON	b	FFA0 <sub>H</sub>		D0 <sub>H</sub>	A/D Converter Control Register	0000 <sub>H</sub>
ADDAT		FEA0 <sub>H</sub>		50 <sub>H</sub>	A/D Converter Result Register	0000 <sub>H</sub>
ADDAT2		F0A0 <sub>H</sub>	Ε	50 <sub>H</sub>	A/D Converter 2 Result Register	0000 <sub>H</sub>
ADDRSEL1		FE18 <sub>H</sub>		0C <sub>H</sub>	Address Select Register 1	0000 <sub>H</sub>
ADDRSEL2	2	FE1A <sub>H</sub>		0D <sub>H</sub>	Address Select Register 2	0000 <sub>H</sub>
ADDRSEL3	;	FE1C <sub>H</sub>		0E <sub>H</sub>	Address Select Register 3	0000 <sub>H</sub>
ADDRSEL4	ŀ	FE1E <sub>H</sub>		0F <sub>H</sub>	Address Select Register 4	0000 <sub>H</sub>
ADEIC	b	FF9A <sub>H</sub>		CD <sub>H</sub>	A/D Converter Overrun Error Interrupt Control Register	0000 <sub>H</sub>
BUFFCON		EB24 <sub>H</sub>	Χ		SDLM Buffer Control Register	0000 <sub>H</sub>
BUFFSTAT	•	EB1C <sub>H</sub>	Χ		SDLM Buffer Status Register	0000 <sub>H</sub>
BUSCON0	b	FF0C <sub>H</sub>		86 <sub>H</sub>	Bus Configuration Register 0	0000 <sub>H</sub>
BUSCON1	b	FF14 <sub>H</sub>		8A <sub>H</sub>	Bus Configuration Register 1	0000 <sub>H</sub>
BUSCON2	b	FF16 <sub>H</sub>		8B <sub>H</sub>	Bus Configuration Register 2	0000 <sub>H</sub>
BUSCON3	b	FF18 <sub>H</sub>		8C <sub>H</sub>	Bus Configuration Register 3	0000 <sub>H</sub>
BUSCON4	b	FF1A <sub>H</sub>		8D <sub>H</sub>	Bus Configuration Register 4	0000 <sub>H</sub>
BUSSTAT		EB20 <sub>H</sub>	Χ		SDLM Bus Status Register	0000 <sub>H</sub>
C1BTR		EF04 <sub>H</sub>	Χ		CAN1 Bit Timing Register	UUUU <sub>H</sub>
C1CSR		EF00 <sub>H</sub>	Χ		CAN1 Control / Status Register	XX01 <sub>H</sub>
C1GMS		EF06 <sub>H</sub>	Χ		CAN1 Global Mask Short	UFUU <sub>H</sub>

 Table 7
 C161CS/JC/JI Registers, Ordered by Name



Name	Physical Address	8-Bit Addr.	Description	Reset Value
C1PCIR	EF02 <sub>H</sub>	K	CAN1 Port Control / Interrupt Register	XXXX <sub>H</sub>
C1LARn	EFn4 <sub>H</sub>	κ	CAN1 Lower Arbitration Reg. (msg. n)	UUUU <sub>H</sub>
C1LGML	EF0A <sub>H</sub>	κ	CAN1 Lower Global Mask Long	UUUU <sub>H</sub>
C1LMLM	EF0E <sub>H</sub>	<b>X</b>	CAN1 Lower Mask of Last Message	UUUU <sub>H</sub>
C1MCFGn	EFn6 <sub>H</sub>	Κ	CAN1 Message Config. Reg. (msg. n)	UU <sub>H</sub>
C1MCRn	EFn0 <sub>H</sub>	K	CAN1 Message Control Reg. (msg. n)	UUUU <sub>H</sub>
C1UARn	EFn2 <sub>H</sub>	K	CAN1 Upper Arbitration Reg. (msg. n)	UUUU <sub>H</sub>
C1UGML	EF08 <sub>H</sub>	K	CAN1 Upper Global Mask Long	UUUU <sub>H</sub>
C1UMLM	EF0C <sub>H</sub>	K	CAN1 Upper Mask of Last Message	UUUU <sub>H</sub>
C2BTR	EE04 <sub>H</sub>	K	CAN2 Bit Timing Register	UUUU <sub>H</sub>
C2CSR	EE00 <sub>H</sub>	K	CAN2 Control / Status Register	XX01 <sub>H</sub>
C2GMS	EE06 <sub>H</sub>	K	CAN2 Global Mask Short	UFUU <sub>H</sub>
C2PCIR	EE02 <sub>H</sub>	K	CAN2 Port Control / Interrupt Register	XXXX <sub>H</sub>
C2LARn	EEn4 <sub>H</sub>	K	CAN2 Lower Arbitration Reg. (msg. n)	UUUU <sub>H</sub>
C2LGML	EE0A <sub>H</sub>	K	CAN2 Lower Global Mask Long	UUUU <sub>H</sub>
C2LMLM	EE0E <sub>H</sub>	K	CAN2 Lower Mask of Last Message	UUUU <sub>H</sub>
C2MCFGn	EEn6 <sub>H</sub>	X	CAN2 Message Config. Reg. (msg. n)	UU <sub>H</sub>
C2MCRn	EEn0 <sub>H</sub>	<b>X</b>	CAN2 Message Control Reg. (msg. n)	UUUU <sub>H</sub>
C2UARn	EEn2 <sub>H</sub>	<b>X</b>	CAN2 Upper Arbitration Reg. (msg. n)	UUUU <sub>H</sub>
C2UGML	EE08 <sub>H</sub>	X	CAN2 Upper Global Mask Long	UUUU <sub>H</sub>
C2UMLM	EE0C <sub>H</sub>	<b>X</b>	CAN2 Upper Mask of Last Message	UUUU <sub>H</sub>
CAPREL	FE4A <sub>H</sub>	25 <sub>H</sub>	GPT2 Capture/Reload Register	0000 <sub>H</sub>
CC0	FE80 <sub>H</sub>	40 <sub>H</sub>	CAPCOM Register 0	0000 <sub>H</sub>
CC0IC b	FF78 <sub>H</sub>	BCH	CAPCOM Register 0 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC1	FE82 <sub>H</sub>	41 <sub>H</sub>	CAPCOM Register 1	0000 <sub>H</sub>
CC10	FE94 <sub>H</sub>	4A <sub>H</sub>	CAPCOM Register 10	0000 <sub>H</sub>
CC10IC b	FF8C <sub>H</sub>	C6 <sub>H</sub>	CAPCOM Reg. 10 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC11	FE96 <sub>H</sub>	4B <sub>H</sub>	CAPCOM Register 11	0000 <sub>H</sub>
CC11IC b	FF8E <sub>H</sub>	C7 <sub>H</sub>	CAPCOM Reg. 11 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC12	FE98 <sub>H</sub>	4C <sub>H</sub>	CAPCOM Register 12	0000 <sub>H</sub>
CC12IC b	11	C8 <sub>H</sub>	CAPCOM Reg. 12 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC13	FE9A <sub>H</sub>	4D <sub>H</sub>	CAPCOM Register 13	0000 <sub>H</sub>





Name		Physical Address	8-Bit Addr.	Description	Reset Value
CC13IC	b	FF92 <sub>H</sub>	C9 <sub>H</sub>	CAPCOM Reg. 13 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC14		FE9C <sub>H</sub>	4E <sub>H</sub>	CAPCOM Register 14	0000 <sub>H</sub>
CC14IC	b	FF94 <sub>H</sub>	CA <sub>H</sub>	CAPCOM Reg. 14 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC15		FE9E <sub>H</sub>	4F <sub>H</sub>	CAPCOM Register 15	0000 <sub>H</sub>
CC15IC	b	FF96 <sub>H</sub>	CB <sub>H</sub>	CAPCOM Reg. 15 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC16		FE60 <sub>H</sub>	30 <sub>H</sub>	CAPCOM Register 16	0000 <sub>H</sub>
CC16IC	b	F160 <sub>H</sub> E	B0 <sub>H</sub>	CAPCOM Reg.16 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC17		FE62 <sub>H</sub>	31 <sub>H</sub>	CAPCOM Register 17	0000 <sub>H</sub>
CC17IC	b	F162 <sub>H</sub> E	B1 <sub>H</sub>	CAPCOM Reg. 17 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC18		FE64 <sub>H</sub>	32 <sub>H</sub>	CAPCOM Register 18	0000 <sub>H</sub>
CC18IC	b	F164 <sub>H</sub> E	B2 <sub>H</sub>	CAPCOM Reg. 18 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC19		FE66 <sub>H</sub>	33 <sub>H</sub>	CAPCOM Register 19	0000 <sub>H</sub>
CC19IC	b	F166 <sub>H</sub> E	B3 <sub>H</sub>	CAPCOM Reg. 19 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC1IC	b	FF7A <sub>H</sub>	BD <sub>H</sub>	CAPCOM Reg. 1 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC2		FE84 <sub>H</sub>	42 <sub>H</sub>	CAPCOM Register 2	0000 <sub>H</sub>
CC20		FE68 <sub>H</sub>	34 <sub>H</sub>	CAPCOM Register 20	0000 <sub>H</sub>
CC20IC	b	F168 <sub>H</sub> E	B4 <sub>H</sub>	CAPCOM Reg. 20 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC21		FE6A <sub>H</sub>	35 <sub>H</sub>	CAPCOM Register 21	0000 <sub>H</sub>
CC21IC	b	F16A <sub>H</sub> E	B5 <sub>H</sub>	CAPCOM Reg. 21 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC22		FE6C <sub>H</sub>	36 <sub>H</sub>	CAPCOM Register 22	0000 <sub>H</sub>
CC22IC	b	F16C <sub>H</sub> E	B6 <sub>H</sub>	CAPCOM Reg. 22 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC23		FE6E <sub>H</sub>	37 <sub>H</sub>	CAPCOM Register 23	0000 <sub>H</sub>
CC23IC	b	F16E <sub>H</sub> <b>E</b>	B7 <sub>H</sub>	CAPCOM Reg. 23 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC24		FE70 <sub>H</sub>	38 <sub>H</sub>	CAPCOM Register 24	0000 <sub>H</sub>
CC24IC	b	F170 <sub>H</sub> E	B8 <sub>H</sub>	CAPCOM Reg. 24 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC25		FE72 <sub>H</sub>	39 <sub>H</sub>	CAPCOM Register 25	0000 <sub>H</sub>
CC25IC	b	F172 <sub>H</sub> E	B9 <sub>H</sub>	CAPCOM Reg. 25 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC26		FE74 <sub>H</sub>	3A <sub>H</sub>	CAPCOM Register 26	0000 <sub>H</sub>
CC26IC	b	F174 <sub>H</sub> E	BA <sub>H</sub>	CAPCOM Reg. 26 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC27		FE76 <sub>H</sub>	3B <sub>H</sub>	CAPCOM Register 27	0000 <sub>H</sub>
CC27IC	b	F176 <sub>H</sub> E	BB <sub>H</sub>	CAPCOM Reg. 27 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC28		FE78 <sub>H</sub>	3C <sub>H</sub>	CAPCOM Register 28	0000 <sub>H</sub>





Name		Physical Address	8-Bit Addr.	Description	Reset Value
CC28IC	b		E BC <sub>H</sub>	CAPCOM Reg. 28 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC29		FE7A <sub>H</sub>	3D <sub>H</sub>	CAPCOM Register 29	0000 <sub>H</sub>
CC29IC	b		E C2 <sub>H</sub>	CAPCOM Reg. 29 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC2IC	b	FF7C <sub>H</sub>	BE <sub>H</sub>	CAPCOM Reg. 2 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC3		FE86 <sub>H</sub>	43 <sub>H</sub>	CAPCOM Register 3	0000 <sub>H</sub>
CC30		FE7C <sub>H</sub>	3E <sub>H</sub>	CAPCOM Register 30	0000 <sub>H</sub>
CC30IC	b	F18C <sub>H</sub>	E C6 <sub>H</sub>	CAPCOM Reg. 30 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC31		FE7E <sub>H</sub>	3F <sub>H</sub>	CAPCOM Register 31	0000 <sub>H</sub>
CC31IC	b	F194 <sub>H</sub> I	E CA <sub>H</sub>	CAPCOM Reg. 31 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC3IC	b	FF7E <sub>H</sub>	BF <sub>H</sub>	CAPCOM Reg. 3 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC4		FE88 <sub>H</sub>	44 <sub>H</sub>	CAPCOM Register 4	0000 <sub>H</sub>
CC4IC	b	FF80 <sub>H</sub>	C0 <sub>H</sub>	CAPCOM Reg. 4 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC5		FE8A <sub>H</sub>	45 <sub>H</sub>	CAPCOM Register 5	0000 <sub>H</sub>
CC5IC	b	FF82 <sub>H</sub>	C1 <sub>H</sub>	CAPCOM Reg. 5 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC6		FE8C <sub>H</sub>	46 <sub>H</sub>	CAPCOM Register 6	0000 <sub>H</sub>
CC6IC	b	FF84 <sub>H</sub>	C2 <sub>H</sub>	CAPCOM Reg. 6 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC7		FE8E <sub>H</sub>	47 <sub>H</sub>	CAPCOM Register 7	0000 <sub>H</sub>
CC7IC	b	FF86 <sub>H</sub>	C3 <sub>H</sub>	CAPCOM Reg. 7 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC8		FE90 <sub>H</sub>	48 <sub>H</sub>	CAPCOM Register 8	0000 <sub>H</sub>
CC8IC	b	FF88 <sub>H</sub>	C4 <sub>H</sub>	CAPCOM Reg. 8 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC9		FE92 <sub>H</sub>	49 <sub>H</sub>	CAPCOM Register 9	0000 <sub>H</sub>
CC9IC	b	FF8A <sub>H</sub>	C5 <sub>H</sub>	CAPCOM Reg. 9 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CCM0	b	FF52 <sub>H</sub>	A9 <sub>H</sub>	CAPCOM Mode Control Register 0	0000 <sub>H</sub>
CCM1	b	FF54 <sub>H</sub>	AA <sub>H</sub>	CAPCOM Mode Control Register 1	0000 <sub>H</sub>
CCM2	b	FF56 <sub>H</sub>	AB <sub>H</sub>	CAPCOM Mode Control Register 2	0000 <sub>H</sub>
CCM3	b	FF58 <sub>H</sub>	ACH	CAPCOM Mode Control Register 3	0000 <sub>H</sub>
CCM4	b	FF22 <sub>H</sub>	91 <sub>H</sub>	CAPCOM Mode Control Register 4	0000 <sub>H</sub>
CCM5	b	FF24 <sub>H</sub>	92 <sub>H</sub>	CAPCOM Mode Control Register 5	0000 <sub>H</sub>
CCM6	b	FF26 <sub>H</sub>	93 <sub>H</sub>	CAPCOM Mode Control Register 6	0000 <sub>H</sub>
CCM7	b	FF28 <sub>H</sub>	94 <sub>H</sub>	CAPCOM Mode Control Register 7	0000 <sub>H</sub>
CLKDIV		EB14 <sub>H</sub>	<b>(</b>	SDLM Clock Divider Register	0000 <sub>H</sub>
СР		FE10 <sub>H</sub>	08 <sub>H</sub>	CPU Context Pointer Register	FC00 <sub>H</sub>




Name		Physica Address		8-Bit Addr.	Description	Reset Value
CRIC	b	FF6A <sub>H</sub>		B5 <sub>H</sub>	GPT2 CAPREL Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CSP		FE08 <sub>H</sub>		04 <sub>H</sub>	CPU Code Segment Pointer Register (8 bits, not directly writeable)	0000 <sub>H</sub>
DP0H	b	F102 <sub>H</sub>	Ε	81 <sub>H</sub>	P0H Direction Control Register	00 <sub>H</sub>
DP0L	b	F100 <sub>H</sub>	Ε	80 <sub>H</sub>	P0L Direction Control Register	00 <sub>H</sub>
DP1H	b	F106 <sub>H</sub>	Ε	83 <sub>H</sub>	P1H Direction Control Register	00 <sub>H</sub>
DP1L	b	F104 <sub>H</sub>	Ε	82 <sub>H</sub>	P1L Direction Control Register	00 <sub>H</sub>
DP2	b	FFC2 <sub>H</sub>		E1 <sub>H</sub>	Port 2 Direction Control Register	0000 <sub>H</sub>
DP3	b	FFC6 <sub>H</sub>		E3 <sub>H</sub>	Port 3 Direction Control Register	0000 <sub>H</sub>
DP4	b	FFCA <sub>H</sub>		E5 <sub>H</sub>	Port 4 Direction Control Register	00 <sub>H</sub>
DP6	b	FFCE <sub>H</sub>		E7 <sub>H</sub>	Port 6 Direction Control Register	00 <sub>H</sub>
DP7	b	FFD2 <sub>H</sub>		E9 <sub>H</sub>	Port 7 Direction Control Register	00 <sub>H</sub>
DP9	b	FFDA <sub>H</sub>		ED <sub>H</sub>	Port 9 Direction Control Register	00 <sub>H</sub>
DPP0		FE00 <sub>H</sub>		00 <sub>H</sub>	CPU Data Page Pointer 0 Reg. (10 bits)	0000 <sub>H</sub>
DPP1		FE02 <sub>H</sub>		01 <sub>H</sub>	CPU Data Page Pointer 1 Reg. (10 bits)	0001 <sub>H</sub>
DPP2		FE04 <sub>H</sub>		02 <sub>H</sub>	CPU Data Page Pointer 2 Reg. (10 bits)	0002 <sub>H</sub>
DPP3		FE06 <sub>H</sub>		03 <sub>H</sub>	CPU Data Page Pointer 3 Reg. (10 bits)	0003 <sub>H</sub>
ERRSTAT		EB22 <sub>H</sub>	Χ		SDLM Error Status Register	0000 <sub>H</sub>
EXICON	b	F1C0 <sub>H</sub>	Е	E0 <sub>H</sub>	External Interrupt Control Register	0000 <sub>H</sub>
EXISEL	b	F1DA <sub>H</sub>	Ε	ED <sub>H</sub>	External Interrupt Source Select Register	0000 <sub>H</sub>
FLAGRST		EB28 <sub>H</sub>	Χ		SDLM Flag Reset Register	0000 <sub>H</sub>
FOCON	b	FFAA <sub>H</sub>		D5 <sub>H</sub>	Frequency Output Control Register	0000 <sub>H</sub>
GLOBCON		EB10 <sub>H</sub>	Χ		SDLM Global Control Register	0000 <sub>H</sub>
ICADR		ED06 <sub>H</sub>	Χ		IIC Address Register	0XXX <sub>H</sub>
ICCFG		ED00 <sub>H</sub>	Χ		IIC Configuration Register	XX00 <sub>H</sub>
ICCON		ED02 <sub>H</sub>	Χ		IIC Control Register	0000 <sub>H</sub>
ICRTB		ED08 <sub>H</sub>	Χ		IIC Receive/Transmit Buffer	XX <sub>H</sub>
ICST		ED04 <sub>H</sub>	Χ		IIC Status Register	0000 <sub>H</sub>
IDCHIP		F07C <sub>H</sub>	Ε	3E <sub>H</sub>	Identifier	1XXX <sub>H</sub>
IDMANUF		F07E <sub>H</sub>	Ε	3F <sub>H</sub>	Identifier	1820 <sub>H</sub>
IDMEM		F07A <sub>H</sub>	Ε	3D <sub>H</sub>	Identifier	X040 <sub>H</sub>



Name		Physica Address		8-Bit Addr.	Description	Reset Value
IDPROG		F078 <sub>H</sub>	Ε	3C <sub>H</sub>	Identifier	XXXX <sub>H</sub>
IFR		EB18 <sub>H</sub>	Χ		SDLM In-Frame Response Register	0000 <sub>H</sub>
INTCON		EB2C <sub>H</sub>	Χ		SDLM Interrupt Control Register	0000 <sub>H</sub>
IPCR		EB04 <sub>H</sub>	Χ		SDLM Interface Port Connect Register	0007 <sub>H</sub>
ISNC		F1DE <sub>H</sub>	Ε	EF <sub>H</sub>	Interrupt Subnode Control Register	0000 <sub>H</sub>
MDC	b	FF0E <sub>H</sub>		87 <sub>H</sub>	CPU Multiply Divide Control Register	0000 <sub>H</sub>
MDH		FE0C <sub>H</sub>		06 <sub>H</sub>	CPU Multiply Divide Reg. – High Word	0000 <sub>H</sub>
MDL		FE0E <sub>H</sub>		07 <sub>H</sub>	CPU Multiply Divide Reg. – Low Word	0000 <sub>H</sub>
ODP2	b	F1C2 <sub>H</sub>	Ε	E1 <sub>H</sub>	Port 2 Open Drain Control Register	0000 <sub>H</sub>
ODP3	b	F1C6 <sub>H</sub>	Ε	E3 <sub>H</sub>	Port 3 Open Drain Control Register	0000 <sub>H</sub>
ODP4	b	F1CA <sub>H</sub>	Ε	E5 <sub>H</sub>	Port 4 Open Drain Control Register	00 <sub>H</sub>
ODP6	b	F1CE <sub>H</sub>	Ε	E7 <sub>H</sub>	Port 6 Open Drain Control Register	00 <sub>H</sub>
ODP7	b	F1D2 <sub>H</sub>	Ε	E9 <sub>H</sub>	Port 7 Open Drain Control Register	00 <sub>H</sub>
ONES	b	FF1E <sub>H</sub>		8F <sub>H</sub>	Constant Value 1's Register (read only)	FFFF <sub>H</sub>
P0H	b	FF02 <sub>H</sub>		81 <sub>H</sub>	Port 0 High Reg. (Upper half of PORT0)	00 <sub>H</sub>
P0L	b	FF00 <sub>H</sub>		80 <sub>H</sub>	Port 0 Low Reg. (Lower half of PORT0)	00 <sub>H</sub>
P1H	b	FF06 <sub>H</sub>		83 <sub>H</sub>	Port 1 High Reg. (Upper half of PORT1)	00 <sub>H</sub>
P1L	b	FF04 <sub>H</sub>		82 <sub>H</sub>	Port 1 Low Reg. (Lower half of PORT1)	00 <sub>H</sub>
P2	b	FFC0 <sub>H</sub>		E0 <sub>H</sub>	Port 2 Register	0000 <sub>H</sub>
P3	b	FFC4 <sub>H</sub>		E2 <sub>H</sub>	Port 3 Register	0000 <sub>H</sub>
P4	b	FFC8 <sub>H</sub>		E4 <sub>H</sub>	Port 4 Register (7 bits)	00 <sub>H</sub>
P5	b	FFA2 <sub>H</sub>		D1 <sub>H</sub>	Port 5 Register (read only)	XXXX <sub>H</sub>
P6	b	$FFCC_{H}$		E6 <sub>H</sub>	Port 6 Register (8 bits)	00 <sub>H</sub>
P7	b	FFD0 <sub>H</sub>		E8 <sub>H</sub>	Port 7 Register (8 bits)	00 <sub>H</sub>
P9	b	FFD8 <sub>H</sub>		ECH	Port 9 Register (8 bits)	00 <sub>H</sub>
PECC0		FEC0 <sub>H</sub>		60 <sub>H</sub>	PEC Channel 0 Control Register	0000 <sub>H</sub>
PECC1		FEC2 <sub>H</sub>		61 <sub>H</sub>	PEC Channel 1 Control Register	0000 <sub>H</sub>
PECC2		FEC4 <sub>H</sub>		62 <sub>H</sub>	PEC Channel 2 Control Register	0000 <sub>H</sub>
PECC3		FEC6 <sub>H</sub>		63 <sub>H</sub>	PEC Channel 3 Control Register	0000 <sub>H</sub>
PECC4		FEC8 <sub>H</sub>		64 <sub>H</sub>	PEC Channel 4 Control Register	0000 <sub>H</sub>
PECC5		FECA <sub>H</sub>		65 <sub>H</sub>	PEC Channel 5 Control Register	0000 <sub>H</sub>
PECC6		FECC <sub>H</sub>		66 <sub>H</sub>	PEC Channel 6 Control Register	0000 <sub>H</sub>



Name		Physica Address		8-Bit Addr.	Description	Reset Value
PECC7		FECE <sub>H</sub>		67 <sub>H</sub>	PEC Channel 7 Control Register	0000 <sub>H</sub>
PICON	b	F1C4 <sub>H</sub>	Ε	E2 <sub>H</sub>	Port Input Threshold Control Register	0000 <sub>H</sub>
POCON0H		F082 <sub>H</sub>	Ε	41 <sub>H</sub>	P0L Output Control Register	0000 <sub>H</sub>
POCON0L		F080 <sub>H</sub>	Ε	40 <sub>H</sub>	P0H Output Control Register	0000 <sub>H</sub>
POCON1H		F086 <sub>H</sub>	Ε	43 <sub>H</sub>	P1L Output Control Register	0000 <sub>H</sub>
POCON1L		F084 <sub>H</sub>	Ε	42 <sub>H</sub>	P1H Output Control Register	0000 <sub>H</sub>
POCON2		F088 <sub>H</sub>	Ε	44 <sub>H</sub>	Port 2 Output Control Register	0000 <sub>H</sub>
POCON20		F0AA <sub>H</sub>	Ε	55 <sub>H</sub>	Dedicated Pins Output Control Register	0000 <sub>H</sub>
POCON3		F08A <sub>H</sub>	Ε	45 <sub>H</sub>	Port 3 Output Control Register	0000 <sub>H</sub>
POCON4		F08C <sub>H</sub>	Ε	46 <sub>H</sub>	Port 4 Output Control Register	0000 <sub>H</sub>
POCON6		F08E <sub>H</sub>	Ε	47 <sub>H</sub>	Port 6 Output Control Register	0000 <sub>H</sub>
POCON7		F090 <sub>H</sub>	Ε	48 <sub>H</sub>	Port 7 Output Control Register	0000 <sub>H</sub>
PSW	b	FF10 <sub>H</sub>		88 <sub>H</sub>	CPU Program Status Word	0000 <sub>H</sub>
RP0H	b	F108 <sub>H</sub>	Ε	84 <sub>H</sub>	System Startup Configuration Register (Rd. only)	ХХ <sub>Н</sub>
RSTCON	b	F1E0 <sub>H</sub>	m		Reset Control Register	00XX <sub>H</sub>
RTCH		F0D6 <sub>H</sub>	Ε	6B <sub>H</sub>	RTC High Register	no
RTCL		F0D4 <sub>H</sub>	Ε	6A <sub>H</sub>	RTC Low Register	no
RXCNT		EB4C <sub>H</sub>	Χ		SDLM Bus Receive Byte Counter (CPU)	0000 <sub>H</sub>
RXCNTB		EB4A <sub>H</sub>	Χ		SDLM Bus Receive Byte Counter (bus)	0000 <sub>H</sub>
RXCPU		EB4E <sub>H</sub>	Χ		SDLM CPU Receive Byte Counter Reg.	0000 <sub>H</sub>
RXD00		EB40 <sub>H</sub>	Χ		SDLM Receive Data Register 00 (CPU)	0000 <sub>H</sub>
RXD010		EB4A <sub>H</sub>	Χ		SDLM Receive Data Register 010 (CPU)	0000 <sub>H</sub>
RXD02		EB42 <sub>H</sub>	Χ		SDLM Receive Data Register 02 (CPU)	0000 <sub>H</sub>
RXD04		EB44 <sub>H</sub>	Χ		SDLM Receive Data Register 04 (CPU)	0000 <sub>H</sub>
RXD06		EB46 <sub>H</sub>	Χ		SDLM Receive Data Register 06 (CPU)	0000 <sub>H</sub>
RXD08		EB48 <sub>H</sub>	Χ		SDLM Receive Data Register 08 (CPU)	0000 <sub>H</sub>
RXD10		EB50 <sub>H</sub>	Χ		SDLM Receive Data Register 10 (bus)	0000 <sub>H</sub>
RXD110		EB5A <sub>H</sub>	Χ		SDLM Receive Data Register 110 (bus)	0000 <sub>H</sub>
RXD12		EB52 <sub>H</sub>	Χ		SDLM Receive Data Register 12 (bus)	0000 <sub>H</sub>
RXD14		EB54 <sub>H</sub>	Χ		SDLM Receive Data Register 14 (bus)	0000 <sub>H</sub>
RXD16		EB56 <sub>H</sub>	Χ		SDLM Receive Data Register 16 (bus)	0000 <sub>H</sub>





Name		Physica Address		8-Bit Addr.	Description	Reset Value
RXD18		EB58 <sub>H</sub>	Χ		SDLM Receive Data Register 18 (bus)	0000 <sub>H</sub>
S0BG		FEB4 <sub>H</sub>		5A <sub>H</sub>	Serial Channel 0 Baud Rate Generator Reload Register	0000 <sub>H</sub>
SOCON	b	FFB0 <sub>H</sub>		D8 <sub>H</sub>	Serial Channel 0 Control Register	0000 <sub>H</sub>
SOEIC	b	FF70 <sub>H</sub>		B8 <sub>H</sub>	Serial Channel 0 Error Interrupt Ctrl. Reg.	0000 <sub>H</sub>
SORBUF		FEB2 <sub>H</sub>		59 <sub>H</sub>	Serial Channel 0 Receive Buffer Register (read only)	XXXX <sub>H</sub>
SORIC	b	FF6E <sub>H</sub>		B7 <sub>H</sub>	Serial Channel 0 Receive Interrupt Control Register	0000 <sub>H</sub>
SOTBIC	b	F19C <sub>H</sub>	Ε	CEH	Serial Channel 0 Transmit Buffer Interrupt Control Register	0000 <sub>H</sub>
S0TBUF		FEB0 <sub>H</sub>		58 <sub>H</sub>	Serial Channel 0 Transmit Buffer Register	0000 <sub>H</sub>
SOTIC	b	FF6C <sub>H</sub>		B6 <sub>H</sub>	Serial Channel 0 Transmit Interrupt Control Register	0000 <sub>H</sub>
S1BG		EDA4 <sub>H</sub>	Χ		Serial Channel 1 Baud Rate Generator Reload Register	0000 <sub>H</sub>
S1CON		EDA6 <sub>H</sub>	Χ		Serial Channel 1 Control Register	0000 <sub>H</sub>
S1RBUF		EDA2 <sub>H</sub>	Χ		Serial Channel 1 Receive Buffer Register (read only)	XXXX <sub>H</sub>
S1TBUF		EDA0 <sub>H</sub>	Χ		Serial Channel 1 Transmit Buffer Register	0000 <sub>H</sub>
SOFPTR		EB60 <sub>H</sub>	Χ		SDLM Start-of-Frame Pointer Register	0000 <sub>H</sub>
SP		FE12 <sub>H</sub>		09 <sub>H</sub>	CPU System Stack Pointer Register	FC00 <sub>H</sub>
SSCBR		F0B4 <sub>H</sub>	Ε	5A <sub>H</sub>	SSC Baudrate Register	0000 <sub>H</sub>
SSCCON	b	FFB2 <sub>H</sub>		D9 <sub>H</sub>	SSC Control Register	0000 <sub>H</sub>
SSCEIC	b	FF76 <sub>H</sub>		BB <sub>H</sub>	SSC Error Interrupt Control Register	0000 <sub>H</sub>
SSCRB		F0B2 <sub>H</sub>	Ε	59 <sub>H</sub>	SSC Receive Buffer (read only)	XXXX <sub>H</sub>
SSCRIC	b	FF74 <sub>H</sub>		BA <sub>H</sub>	SSC Receive Interrupt Control Register	0000 <sub>H</sub>
SSCTB		F0B0 <sub>H</sub>	Ε	58 <sub>H</sub>	SSC Transmit Buffer (write only)	0000 <sub>H</sub>
SSCTIC	b	FF72 <sub>H</sub>		B9 <sub>H</sub>	SSC Transmit Interrupt Control Register	0000 <sub>H</sub>
STKOV		FE14 <sub>H</sub>		0A <sub>H</sub>	CPU Stack Overflow Pointer Register	FA00 <sub>H</sub>
STKUN		FE16 <sub>H</sub>		0B <sub>H</sub>	CPU Stack Underflow Pointer Register	FC00 <sub>H</sub>



Name		Physica Address		8-Bit Addr.	Description	Reset Value
SYSCON	b	FF12 <sub>H</sub>	5	89 <sub>H</sub>	CPU System Configuration Register	<sup>1)</sup> 0XX0 <sub>H</sub>
SYSCON1	b	F1DC <sub>H</sub>	Е	EE <sub>H</sub>	CPU System Configuration Register 1	0000 <sub>H</sub>
SYSCON2	b	F1D0 <sub>H</sub>	E	E8 <sub>H</sub>	CPU System Configuration Register 2	0000 <sub>H</sub>
SYSCON3	b	F1D4 <sub>H</sub>	E	EA <sub>H</sub>	CPU System Configuration Register 3	0X00 <sub>H</sub>
	N	FE50 <sub>H</sub>	-	28 <sub>H</sub>	CAPCOM Timer 0 Register	0000 <sub>H</sub>
T01CON	b	FF50 <sub>H</sub>		A8 <sub>H</sub>	CAPCOM Timer 0 and Timer 1 Ctrl. Reg.	0000 <sub>H</sub>
TOIC	b	FF9C <sub>H</sub>		CE <sub>H</sub>	CAPCOM Timer 0 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
TOREL	N	FE54 <sub>H</sub>		2A <sub>H</sub>	CAPCOM Timer 0 Reload Register	0000 <sub>H</sub>
T1		FE52 <sub>H</sub>		29 <sub>H</sub>	CAPCOM Timer 1 Register	0000 <sub>H</sub>
T14		F0D2 <sub>H</sub>	Е	29 <sub>Н</sub> 69 <sub>Н</sub>	RTC Timer 14 Register	no
T14REL		F0D0 <sub>H</sub>	E	68 <sub>H</sub>	RTC Timer 14 Reload Register	no
TIIC	b	FF9E <sub>H</sub>	<u> </u>	CF <sub>H</sub>	CAPCOM Timer 1 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
T1REL	~	FE56 <sub>H</sub>		2B <sub>H</sub>	CAPCOM Timer 1 Reload Register	0000 <sub>H</sub>
T2		FE40 <sub>H</sub>		20 <sub>H</sub>	GPT1 Timer 2 Register	0000 <sub>H</sub>
T2CON	b	FF40 <sub>H</sub>		A0 <sub>H</sub>	GPT1 Timer 2 Control Register	0000 <sub>H</sub>
T2IC	b	FF60 <sub>H</sub>		B0 <sub>H</sub>	GPT1 Timer 2 Interrupt Control Register	0000 <sub>H</sub>
T3		FE42 <sub>H</sub>		21 <sub>H</sub>	GPT1 Timer 3 Register	0000 <sub>H</sub>
T3CON	b	FF42 <sub>H</sub>		A1 <sub>H</sub>	GPT1 Timer 3 Control Register	0000 <sub>H</sub>
T3IC	b	FF62 <sub>H</sub>		B1 <sub>H</sub>	GPT1 Timer 3 Interrupt Control Register	0000 <sub>H</sub>
T4		FE44 <sub>H</sub>		22 <sub>H</sub>	GPT1 Timer 4 Register	0000 <sub>H</sub>
T4CON	b	FF44 <sub>H</sub>		A2 <sub>H</sub>	GPT1 Timer 4 Control Register	0000 <sub>H</sub>
T4IC	b	FF64 <sub>H</sub>		B2 <sub>H</sub>	GPT1 Timer 4 Interrupt Control Register	0000 <sub>H</sub>
Т5		FE46 <sub>H</sub>		23 <sub>H</sub>	GPT2 Timer 5 Register	0000 <sub>H</sub>
T5CON	b	FF46 <sub>H</sub>		A3 <sub>H</sub>	GPT2 Timer 5 Control Register	0000 <sub>H</sub>
T5IC	b	FF66 <sub>H</sub>		B3 <sub>H</sub>	GPT2 Timer 5 Interrupt Control Register	0000 <sub>H</sub>
Т6		FE48 <sub>H</sub>		24 <sub>H</sub>	GPT2 Timer 6 Register	0000 <sub>H</sub>
T6CON	b	FF48 <sub>H</sub>		A4 <sub>H</sub>	GPT2 Timer 6 Control Register	0000 <sub>H</sub>
T6IC	b	FF68 <sub>H</sub>		B4 <sub>H</sub>	GPT2 Timer 6 Interrupt Control Register	0000 <sub>H</sub>
T7		F050 <sub>H</sub>	Ε	28 <sub>H</sub>	CAPCOM Timer 7 Register	0000 <sub>H</sub>
T78CON	b	FF20 <sub>H</sub>		90 <sub>H</sub>	CAPCOM Timer 7 and 8 Ctrl. Reg.	0000 <sub>H</sub>
T7IC	b	F17A <sub>H</sub>	Ε	BD <sub>H</sub>	CAPCOM Timer 7 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
T7REL		F054 <sub>H</sub>	Ε	2A <sub>H</sub>	CAPCOM Timer 7 Reload Register	0000 <sub>H</sub>



Name		Physica	al	8-Bit	Description	Reset
		Address	S	Addr.		Value
Т8		F052 <sub>H</sub>	Ε	29 <sub>H</sub>	CAPCOM Timer 8 Register	0000 <sub>H</sub>
T8IC	b	F17C <sub>H</sub>	Ε	BE <sub>H</sub>	CAPCOM Timer 8 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
T8REL		F056 <sub>H</sub>	Ε	2B <sub>H</sub>	CAPCOM Timer 8 Reload Register	0000 <sub>H</sub>
TFR	b	FFAC <sub>H</sub>		D6 <sub>H</sub>	Trap Flag Register	0000 <sub>H</sub>
TRANSST	AT	EB1E <sub>H</sub>	Χ		SDLM Transmission Status Register	0000 <sub>H</sub>
TXCNT		EB3C <sub>H</sub>	Χ		SDLM Bus Transmit Byte Counter Reg.	0000 <sub>H</sub>
TXCPU		EB3E <sub>H</sub>	Χ		SDLM CPU Transmit Byte Counter Reg.	0000 <sub>H</sub>
TXD0		EB30 <sub>H</sub>	Χ		SDLM Transmit Data Register 0	0000 <sub>H</sub>
TXD10		EB3A <sub>H</sub>	Χ		SDLM Transmit Data Register 10	0000 <sub>H</sub>
TXD2		EB32 <sub>H</sub>	Χ		SDLM Transmit Data Register 2	0000 <sub>H</sub>
TXD4		EB34 <sub>H</sub>	Χ		SDLM Transmit Data Register 4	0000 <sub>H</sub>
TXD6		EB36 <sub>H</sub>	Χ		SDLM Transmit Data Register 6	0000 <sub>H</sub>
TXD8		EB38 <sub>H</sub>	Χ		SDLM Transmit Data Register 8	0000 <sub>H</sub>
TxDELAY		EB16 <sub>H</sub>	Χ		SDLM Transceiver Delay Register	0014 <sub>H</sub>
WDT		FEAE <sub>H</sub>		57 <sub>H</sub>	Watchdog Timer Register (read only)	0000 <sub>H</sub>
WDTCON	b	FFAE <sub>H</sub>		D7 <sub>H</sub>	Watchdog Timer Control Register	<sup>2)</sup> 00XX <sub>H</sub>
XP0IC	b	F186 <sub>H</sub>	Ε	C3 <sub>H</sub>	IIC Data Interrupt Control Register	0000 <sub>H</sub>
XP1IC	b	F18E <sub>H</sub>	Ε	C7 <sub>H</sub>	IIC Protocol Interrupt Control Register	0000 <sub>H</sub>
XP2IC	b	F196 <sub>H</sub>	Ε	CB <sub>H</sub>	CAN1 Interrupt Control Register	0000 <sub>H</sub>
XP3IC	b	F19E <sub>H</sub>	Ε	CF <sub>H</sub>	PLL/RTC Interrupt Control Register	0000 <sub>H</sub>
XP4IC	b	F182 <sub>H</sub>	Ε	C1 <sub>H</sub>	ASC1 Transmit Interrupt Ctrl. Reg.	0000 <sub>H</sub>
XP5IC	b	F18A <sub>H</sub>	Ε	C5 <sub>H</sub>	ASC1 Receive Interrupt Control Register	0000 <sub>H</sub>
XP6IC	b	F192 <sub>H</sub>	Ε	C9 <sub>H</sub>	ASC1 Error Interrupt Control Register	0000 <sub>H</sub>
XP7IC	b	F19A <sub>H</sub>	Ε	CD <sub>H</sub>	CAN2/SDLM Interrupt Control Register	0000 <sub>H</sub>
ZEROS	b	FF1C <sub>H</sub>		8E <sub>H</sub>	Constant Value 0's Register (read only)	0000 <sub>H</sub>

<sup>1)</sup> The system configuration is selected during reset.

 $^{\mbox{2)}}$  The reset value depends on the indicated reset source.



# **Absolute Maximum Ratings**

Parameter	Symbol	Limit	Values	Unit	Notes
		min.	max.		
Storage temperature	T <sub>ST</sub>	-65	150	°C	-
Junction temperature	TJ	-40	150	°C	under bias
Voltage on $V_{\text{DD}}$ pins with respect to ground ( $V_{\text{SS}}$ )	V <sub>DD</sub>	-0.5	6.5	V	-
Voltage on any pin with respect to ground $(V_{SS})$	V <sub>IN</sub>	-0.5	V <sub>DD</sub> + 0.5	V	-
Input current on any pin during overload condition	-	-10	10	mA	-
Absolute sum of all input currents during overload condition	-	-	100	mA	_
Power dissipation	P <sub>DISS</sub>	-	1.5	W	-

# Table 8 Absolute Maximum Rating Parameters

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ( $V_{IN} > V_{DD}$  or  $V_{IN} < V_{SS}$ ) the voltage on  $V_{DD}$  pins with respect to ground ( $V_{SS}$ ) must not exceed the values defined by the absolute maximum ratings.



# **Operating Conditions**

The following operating conditions must not be exceeded in order to ensure correct operation of the C161CS/JC/JI. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Parameter	Symbol	Limit	Values	Unit	Notes		
		min.	max.				
Digital supply voltage	V <sub>DD</sub>	4.5	5.5	V	Active mode, $f_{CPUmax} = 25 \text{ MHz}$		
		2.5 <sup>1)</sup>	5.5	V	PowerDown mode		
Digital ground voltage	V <sub>SS</sub>	0		0		V	Reference voltage
Overload current	I <sub>OV</sub>	-	±5	mA	Per pin <sup>2)3)4)</sup>		
Absolute sum of overload currents	$\Sigma  I_{OV} $	-	50	mA	3)		
External Load Capacitance	CL	-	100	pF	Pin drivers in <b>fast edge</b> mode <sup>5)</sup>		
Ambient temperature	T <sub>A</sub>	0	70	°C	SAB-C161CS/JC/JI		
		-40	85	°C	SAF-C161CS/JC/JI		
		-40	125	°C	SAK-C161CS/JC/JI		

# Table 9Operating Condition Parameters

<sup>1)</sup> Output voltages and output currents will be reduced when  $V_{\text{DD}}$  leaves the range defined for active mode.

- <sup>2)</sup> Overload conditions occur if the standard operatings conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e.  $V_{OV} > V_{DD} + 0.5 \text{ V}$  or  $V_{OV} < V_{SS} 0.5 \text{ V}$ ). The absolute sum of input overload currents on all pins may not exceed **50 mA**. The supply voltage must remain within the specified limits. Proper operation is not guaranteed if overload conditions occur on functional pins line XTAL1,  $\overline{RD}$ ,  $\overline{WR}$ , etc.
- <sup>3)</sup> Not 100% tested, guaranteed by design and characterization.
- <sup>4)</sup> Due to the different port structure of Port 9 (required by the IIC bus specification) the pins of Port 9 can only tolerate positive overload current, i.e.  $V_{OV} > V_{SS}$  0.5 V.
- <sup>5)</sup> The timing is valid for pin drivers in high current or dynamic current mode. The reduced static output current in dynamic current mode must be respected when designing the system.



### Parameter Interpretation

The parameters listed in the following partly represent the characteristics of the C161CS/ JC/JI and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column "Symbol":

### CC (Controller Characteristics):

The logic of the C161CS/JC/JI will provide signals with the respective timing characteristics.

#### SR (System Requirement):

The external system must provide signals with the respective timing characteristics to the C161CS/JC/JI.

#### **DC Characteristics**

(Operating Conditions apply)<sup>1)</sup>

Parameter		bol	Limit	Values	Unit	Test Condition
			min.	max.		
Input low voltage (TTL, all except XTAL1, XTAL3, Port 9)	$V_{IL}$	SR	-0.5	0.2 V <sub>DD</sub> - 0.1	V	-
Input low voltage XTAL1, XTAL3, Port 9	V <sub>IL2</sub>	SR	-0.5	0.3 V <sub>DD</sub>	V	_
Input low voltage (Special Threshold)	V <sub>ILS</sub>	SR	-0.5	2.0	V	_
Input high voltage (TTL, all except RSTIN, XTAL1, XTAL3, Port 9)	V <sub>IH</sub>	SR	0.2 V <sub>DD</sub> + 0.9	V <sub>DD</sub> + 0.5	V	_
Input high voltage RSTIN (when operated as input)	V <sub>IH1</sub>	SR	0.6 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	_
Input high voltage XTAL1, XTAL3, Port 9	V <sub>IH2</sub>	SR	0.7 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	-
Input high voltage (Special Threshold)	V <sub>IHS</sub>	SR	0.8 V <sub>DD</sub> - 0.2	V <sub>DD</sub> + 0.5	V	-
Input Hysteresis (Special Threshold)	HYS		400	_	mV	Series resistance = $0 \Omega$
Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT, RSTIN <sup>2)</sup> )	V <sub>OL</sub>	CC	-	0.45	V	$I_{OL} = 2.4 \text{ mA}^{3)}$ $I_{OL} = 0.5 \text{ mA}^{4)}$
Output low voltage (Port 9)	V <sub>OL9</sub>	CC	-	0.4	V	<i>I</i> <sub>OL</sub> = 3.0 mA



# DC Characteristics (cont'd)

(Operating Conditions apply)<sup>1)</sup>

Parameter	Symbol	Limit	Values	Unit	Test Condition
		min.	max.		
Output low voltage (all other outputs)	V <sub>OL1</sub> CC	_	0.45	V	$I_{OL} = 1.6 \text{ mA}^{3)}$ $I_{OL} = 1.6 \text{ mA}^{4)}$
Output high voltage <sup>5)</sup> (PORT0, PORT1, Port 4, ALE,	V <sub>OH</sub> CC	2.4	_	V	$I_{OH} = -2.4 \text{ mA}^{3)}$ $I_{OH} = -0.5 \text{ mA}^{4)}$
RD, WR, BHE, CLKOUT, RSTOUT)		0.9 V <sub>DD</sub>	_	V	$I_{\rm OH}$ = -0.5 mA <sup>3)</sup>
Output high voltage <sup>5)</sup> (all other outputs)	V <sub>OH1</sub> CC	2.4	_	V	$I_{OH} = -1.6 \text{ mA}^{3)}$ $I_{OH} = -0.5 \text{ mA}^{4)}$
		$0.9 V_{DD}$	_	V	$I_{OH} = -0.5 \text{ mA}^{3)}$
Input leakage current (Port 5)	I <sub>OZ1</sub> CC	_	±200	nA	$0 V < V_{IN} < V_{DD}$
Input leakage current (all other)	I <sub>OZ2</sub> CC	_	±500	nA	0.45 V < V <sub>IN</sub> < V <sub>DD</sub>
RSTIN inactive current <sup>6)</sup>	I <sub>RSTH</sub> <sup>7)</sup>	-	-10	μA	$V_{\rm IN} = V_{\rm IH1}$
RSTIN active current <sup>6)</sup>	I <sub>RSTL</sub> <sup>8)</sup>	-100	_	μA	$V_{\rm IN} = V_{\rm IL}$
READY/RD/WR inact. current <sup>9)</sup>	I <sub>RWH</sub> <sup>7)</sup>	_	-40	μA	$V_{OUT}$ = 2.4 V
READY/RD/WR active current <sup>9)</sup>	$I_{\rm RWL}^{8)}$	-500	_	μA	$V_{OUT} = V_{OLmax}$
ALE inactive current <sup>9)</sup>	$I_{ALEL}^{(7)}$	-	40	μA	$V_{OUT} = V_{OLmax}$
ALE active current <sup>9)</sup>	I <sub>ALEH</sub> <sup>8)</sup>	500	_	μA	$V_{OUT}$ = 2.4 V
Port 6 inactive current <sup>9)</sup>	I <sub>P6H</sub> <sup>7)</sup>	_	-40	μA	$V_{OUT}$ = 2.4 V
Port 6 active current <sup>9)</sup>	I <sub>P6L</sub> <sup>8)</sup>	-500	_	μA	$V_{OUT} = V_{OL1max}$
PORT0 configuration current <sup>10)</sup>	I <sub>P0H</sub> <sup>7)</sup>	_	-10	μA	$V_{\rm IN} = V_{\rm IHmin}$
	<i>I</i> <sub>P0L</sub> <sup>8)</sup>	-100	_	μA	$V_{\rm IN} = V_{\rm ILmax}$
XTAL1 input current	I <sub>IL</sub> CC	-	±20	μA	$0 V < V_{IN} < V_{DD}$
Pin capacitance <sup>11)</sup> (digital inputs/outputs)	C <sub>IO</sub> CC	-	10	pF	f = 1  MHz $T_A = 25 \text{ °C}$

<sup>1)</sup> Keeping signal levels within the levels specified in this table, ensures operation without overload conditions. For signal levels outside these specifications also refer to the specification of the overload current  $I_{OV}$ .

<sup>2)</sup> Valid in bidirectional reset mode only.

<sup>3)</sup> This output current may be drawn from (output) pins operating in High Current mode.

<sup>4)</sup> This output current may be drawn from (output) pins operating in Low Current mode.

<sup>5)</sup> This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.



- <sup>6)</sup> These parameters describe the  $\overline{\text{RSTIN}}$  pullup, which equals a resistance of ca. 50 to 250 k $\Omega$ .
- <sup>7)</sup> The maximum current may be drawn while the respective signal line remains inactive.
- <sup>8)</sup> The minimum current must be drawn in order to drive the respective signal line active.
- <sup>9)</sup> This specification is valid during Reset and during Hold-mode or Adapt-mode. During Hold-mode Port 6 pins are only affected, if they are used (configured) for CS output and the open drain function is not enabled. The READY-pullup is always active, except for Powerdown mode.
- <sup>10)</sup> This specification is valid during Reset and during Adapt-mode.
- <sup>11)</sup> Not 100% tested, guaranteed by design and characterization.

#### Power Consumption C161CS/JC/JI

(Operating Conditions apply)

Parameter	Symbol	Lim	it Values	Unit	<b>Test Condition</b>
		min.	max.		
Power supply current (active) with all peripherals active	I <sub>DD</sub>	-	15 + 2.5 × f <sub>CPU</sub>	mA	$\frac{\text{RSTIN}}{f_{\text{CPU}} \text{ in } [\text{MHz}]^{1)}}$
Idle mode supply current with all peripherals active	I <sub>IDX</sub>	-	5 + 1.5 × f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{CPU}} \text{ in } [\text{MHz}]^{1)}$
Idle mode supply curr., Main osc, with all peripherals deactivated, PLL off, SDD factor = 32	I <sub>IDOM</sub> <sup>2)</sup>	_	500 + 50 × f <sub>OSC</sub>	μA	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{OSC}} \text{ in } [\text{MHz}]^{1)}$
Idle mode supply curr., Aux. osc, with all peripherals deactivated, PLL off, SDD factor = 32	I <sub>IDOA</sub> <sup>2)</sup>	_	100	μA	$V_{\text{DD}} = V_{\text{DDmax}}$ $f_{\text{OSC}} = 32 \text{ kHz}^{3)}$
Sleep and Power-down mode supply current with RTC running on main oscillator	<i>I</i> <sub>PDRM</sub> <sup>2)</sup>	_	200 + 25 × f <sub>OSC</sub>	μA	$V_{\text{DD}} = V_{\text{DDmax}}$ $f_{\text{OSC}}$ in [MHz] <sup>3)</sup>
Sleep and Power-down mode supply current with RTC disabled	I <sub>PDO</sub>	-	50	μA	$V_{\rm DD} = V_{\rm DDmax}^{3)}$

<sup>1)</sup> The supply current is a function of the operating frequency. This dependency is illustrated in Figure 10. These parameters are tested at V<sub>DDmax</sub> and maximum CPU clock with all outputs disconnected and all inputs at V<sub>IL</sub> or V<sub>IH</sub>.

- <sup>2)</sup> This parameter is determined mainly by the current consumed by the oscillator (see Figure 9). This current, however, is influenced by the external oscillator circuitry (crystal, capacitors). The values given refer to a typical circuitry and may change in case of a not optimized external oscillator circuitry.
- <sup>3)</sup> This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at  $V_{DD}$  0.1 V to  $V_{DD}$ , all outputs (including pins configured as outputs) disconnected.






Figure 9 Idle and Power Down Supply Current as a Function of Oscillator Frequency






Figure 10 Supply/Idle Current as a Function of Operating Frequency



### AC Characteristics Definition of Internal Timing

The internal operation of the C161CS/JC/JI is controlled by the internal CPU clock  $f_{CPU}$ . Both edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles) operations.

The specification of the external timing (AC Characteristics) therefore depends on the time between two consecutive edges of the CPU clock, called "TCL" (see Figure 11).




Figure 11 Generation Mechanisms for the CPU Clock

The CPU clock signal  $f_{CPU}$  can be generated from the oscillator clock signal  $f_{OSC}$  via different mechanisms. The duration of TCLs and their variation (and also the derived external timing) depends on the used mechanism to generate  $f_{CPU}$ . This influence must be regarded when calculating the timings for the C161CS/JC/JI.

Note: The example for PLL operation shown in the fig. above refers to a PLL factor of 4.

The used mechanism to generate the basic CPU clock is selected by bitfield CLKCFG in register RP0H.7-5.

Upon a long hardware reset register RP0H is loaded with the logic levels present on the upper half of PORT0 (P0H), i.e. bitfield CLKCFG represents the logic levels on pins



P0.15-13 (P0H.7-5). Register RP0H can be loaded from the upper half of register RSTCON under software control.

**Table 10** associates the combinations of these three bits with the respective clock generation mode.

CLKCFG (P0H.7-5)	$CPU Frequency f_{CPU} = f_{OSC} \times F$	External Clock Input Range <sup>1)</sup>	Notes
1 1 1	$f_{OSC} \times 4$	2.5 to 6.25 MHz	Default configuration
1 1 0	$f_{OSC} \times 3$	3.33 to 8.33 MHz	-
1 0 1	$f_{OSC} \times 2$	5 to 12.5 MHz	-
1 0 0	$f_{OSC} \times 5$	2 to 5 MHz	-
0 1 1	$f_{OSC} \times 1$	1 to 25 MHz	Direct drive <sup>2)</sup>
0 1 0	$f_{OSC} \times 1.5$	6.66 to 16.6 MHz	-
0 0 1	f <sub>OSC</sub> / 2	2 to 50 MHz	CPU clock via prescaler
0 0 0	$f_{\rm OSC} \times 2.5$	4 to 10 MHz	-

 Table 10
 C161CS/JC/JI Clock Generation Modes

<sup>1)</sup> The external clock input range refers to a CPU clock range of 10 ... 25 MHz.

<sup>2)</sup> The maximum frequency depends on the duty cycle of the external clock signal.

### **Prescaler Operation**

When prescaler operation is configured (CLKCFG =  $001_B$ ) the CPU clock is derived from the internal oscillator (input clock signal) by a 2:1 prescaler.

The frequency of  $f_{CPU}$  is half the frequency of  $f_{OSC}$  and the high and low time of  $f_{CPU}$  (i.e. the duration of an individual TCL) is defined by the period of the input clock  $f_{OSC}$ .

The timings listed in the AC Characteristics that refer to TCLs therefore can be calculated using the period of  $f_{OSC}$  for any TCL.

### Phase Locked Loop

When PLL operation is configured (via CLKCFG) the on-chip phase locked loop is enabled and provides the CPU clock (see table above). The PLL multiplies the input frequency by the factor **F** which is selected via the combination of pins P0.15-13 (i.e.  $f_{CPU} = f_{OSC} \times F$ ). With every **F**'th transition of  $f_{OSC}$  the PLL circuit synchronizes the CPU clock to the input clock. This synchronization is done smoothly, i.e. the CPU clock frequency does not change abruptly.

Due to this adaptation to the input clock the frequency of  $f_{CPU}$  is constantly adjusted so it is locked to  $f_{OSC}$ . The slight variation causes a jitter of  $f_{CPU}$  which also effects the duration of individual TCLs.



The timings listed in the AC Characteristics that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances.

The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is constantly adjusting its output frequency so it corresponds to the applied input frequency (crystal or oscillator) the relative deviation for periods of more than one TCL is lower than for one single TCL (see formula and Figure 12).

For a period of  $N \times \text{TCL}$  the minimum value is computed using the corresponding deviation  $D_N$ :

$$(N \times \text{TCL})_{\text{min}} = N \times \text{TCL}_{\text{NOM}} - D_N \quad D_N \text{ [ns]} = \pm (13.3 + N \times 6.3) / f_{\text{CPU}} \text{ [MHz]},$$

where N = number of consecutive TCLs and  $1 \le N \le 40$ .

So for a period of 3 TCLs @ 25 MHz (i.e. N = 3): D<sub>3</sub> = (13.3 + 3 × 6.3) / 25 = 1.288 ns, and (3TCL)<sub>min</sub> = 3TCL<sub>NOM</sub> - 1.288 ns = 58.7 ns (@  $f_{CPU}$  = 25 MHz).

This is especially important for bus cycles using waitstates and e.g. for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is neglectible.

Note: For all periods longer than 40 TCL the N = 40 value can be used (see Figure 12).




Figure 12 Approximated Maximum Accumulated PLL Jitter



# **Direct Drive**

When direct drive is configured (CLKCFG =  $011_B$ ) the on-chip phase locked loop is disabled and the CPU clock is directly driven from the internal oscillator with the input clock signal.

The frequency of  $f_{CPU}$  directly follows the frequency of  $f_{OSC}$  so the high and low time of  $f_{CPU}$  (i.e. the duration of an individual TCL) is defined by the duty cycle of the input clock  $f_{OSC}$ .

The timings listed below that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances. This minimum value can be calculated via the following formula:

 $TCL_{min} = 1/f_{OSC} \times DC_{min}$  (DC = duty cycle)

For two consecutive TCLs the deviation caused by the duty cycle of  $f_{OSC}$  is compensated so the duration of 2TCL is always  $1/f_{OSC}$ . The minimum value TCL<sub>min</sub> therefore has to be used only once for timings that require an odd number of TCLs (1, 3, ...). Timings that require an even number of TCLs (2, 4, ...) may use the formula 2TCL =  $1/f_{OSC}$ .

Note: The address float timings in Multiplexed bus mode ( $t_{11}$  and  $t_{45}$ ) use the maximum duration of TCL (TCL<sub>max</sub> = 1/f<sub>OSC</sub> × DC<sub>max</sub>) instead of TCL<sub>min</sub>.



### AC Characteristics External Clock Drive XTAL1 (Main Oscillator)

(Operating Conditions apply)


Parameter	Symbol		ol Direct Drive 1:1		Prescaler 2:1		PLL 1:N		Unit
			min.	max.	min.	max.	min.	max.	
Oscillator period	t <sub>OSCM</sub>	SR	40	_	20	-	60 <sup>1)</sup>	500 <sup>1)</sup>	ns
High time <sup>2)</sup>	<i>t</i> <sub>1</sub>	SR	20 <sup>3)</sup>	_	6	_	10	_	ns
Low time <sup>2)</sup>	<i>t</i> <sub>2</sub>	SR	20 <sup>3)</sup>	_	6	-	10	_	ns
Rise time <sup>2)</sup>	t <sub>3</sub>	SR	_	10	-	6	-	10	ns
Fall time <sup>2)</sup>	<i>t</i> <sub>4</sub>	SR	_	10	-	6	-	10	ns

### Table 11 External Clock Drive Characteristics

<sup>1)</sup> The minimum and maximum oscillator periods for PLL operation depend on the selected CPU clock generation mode. Please see respective table above.

<sup>2)</sup> The clock input signal must reach the defined levels  $V_{\text{IL2}}$  and  $V_{\text{IH2}}$ .

<sup>3)</sup> The minimum high and low time refers to a duty cycle of 50%. The maximum operating frequency ( $f_{CPU}$ ) in direct drive mode depends on the duty cycle of the clock input signal.



### Figure 13 External Clock Drive XTAL1

Note: If the on-chip oscillator is used together with a crystal, the oscillator frequency is limited to a range of 4 MHz to 16 MHz.

It is strongly recommended to measure the oscillation allowance (or margin) in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the limits specified by the crystal supplier.

When driven by an external clock signal it will accept the specified frequency range. Operation at lower input frequencies is possible but is guaranteed by design only (not 100% tested).



## AC Characteristics External Clock Drive XTAL3 (Auxiliary Oscillator)

(Operating Conditions apply)

Parameter Symbol		Optimum I = 32 kHz	nput Clock	Variable Inpu 1 / t <sub>OSCA</sub> = 10	Unit		
			min.	max.	min.	max.	
Oscillator period	t <sub>OSCA</sub>	SR	31	31	20	100	μs
High time	<i>t</i> <sub>1</sub>	SR	6 <sup>1)</sup>	_	$0.2 \times t_{OSCA}^{1)}$	_	μs
Low time	<i>t</i> <sub>2</sub>	SR	6 <sup>1)</sup>	-	$0.2 \times t_{OSCA}^{1)}$	-	μs
Rise time	<i>t</i> <sub>3</sub>	SR	_	12	-	$0.4 \times t_{OSCA}$	μs
Fall time	<i>t</i> <sub>4</sub>	SR	_	12	_	$0.4 \times t_{OSCA}$	μs

# Table 12AC Characteristics

<sup>1)</sup> The clock input signal must reach the defined levels  $V_{\rm IL}$  and  $V_{\rm IH2}$ .

Operation at lower input frequencies is possible but is guaranteed by design only (not 100% tested).

Note: The auxiliary oscillator is optimized for oscillation with a crystal at a frequency of 32 kHz. When driven by an external clock signal it will accept the specified frequency range.



# A/D Converter Characteristics

(Operating Conditions apply)

Table 13	A/D Converter Characteristics
----------	-------------------------------

Parameter	Symbol		Limit	Values	Unit	Test	
			min.	max.		Condition	
Analog reference supply	$V_{AREF}$	SR	4.0	V <sub>DD</sub> + 0.1	V	1)	
Analog reference ground	VAGNE	SR	V <sub>SS</sub> - 0.1	$V_{\rm SS}$ + 0.2	V		
Analog input voltage range	$V_{AIN}$	SR	V <sub>AGND</sub>	V <sub>AREF</sub>	V	2)	
Basic clock frequency	f <sub>BC</sub>		0.5	6.25	MHz	3)	
Conversion time	t <sub>C</sub>	CC	_	40 t <sub>BC</sub> +	_	4)	
				$t_{\rm S}$ + $2t_{\rm CPU}$		$t_{\rm CPU} = 1 / f_{\rm CPU}$	
Calibration time after reset	t <sub>CAL</sub>	CC	-	3328 t <sub>BC</sub>	-	5)	
Total unadjusted error	TUE	CC	-	±2	LSB	1)	
Internal resistance of	R <sub>AREF</sub>	SR	-	t <sub>BC</sub> / 60	kΩ	t <sub>BC</sub> in [ns] <sup>6)7)</sup>	
reference voltage source				- 0.25		7\0\	
Internal resistance of analog	R <sub>ASRC</sub>	;SR	-	t <sub>S</sub> / 450	kΩ	t <sub>S</sub> in [ns] <sup>7)8)</sup>	
source				- 0.25			
ADC input capacitance	$C_{AIN}$	CC	_	33	pF	7)	

<sup>1)</sup> TUE is tested at  $V_{AREF}$  = 5.0 V,  $V_{AGND}$  = 0 V,  $V_{DD}$  = 4.9 V. It is guaranteed by design for all other voltages within the defined voltage range.

If the analog reference supply voltage exceeds the power supply voltage by up to 0.2 V (i.e.  $V_{AREF} = V_{DD} = +0.2$  V) the maximum TUE is increased to ±3 LSB. This range is not 100% tested. The specified TUE is guaranteed only if the absolute sum of input overload currents on Port 5 pins (see  $I_{OV}$  specification) does not exceed 10 mA.

During the reset calibration sequence the maximum TUE may be  $\pm 4$  LSB.

- <sup>2)</sup> V<sub>AIN</sub> may exceed V<sub>AGND</sub> or V<sub>AREF</sub> up to the absolute maximum ratings. However, the conversion result in these cases will be X000<sub>H</sub> or X3FF<sub>H</sub>, respectively.
- <sup>3)</sup> The limit values for  $f_{BC}$  must not be exceeded when selecting the CPU frequency and the ADCTC setting.
- <sup>4)</sup> This parameter includes the sample time t<sub>S</sub>, the time for determining the digital result and the time to load the result register with the conversion result.
   Values for the basic clock t<sub>BC</sub> depend on programming and can be taken from Table 14.

This parameter depends on the ADC control logic. It is not a real maximum value, but rather a fixum.

- <sup>5)</sup> During the reset calibration conversions can be executed (with the current accuracy). The time required for these conversions is added to the total reset calibration time.
- <sup>6)</sup> During the conversion the ADC's capacitance must be repeatedly charged or discharged. The internal resistance of the reference voltage source must allow the capacitance to reach its respective voltage level within each conversion step. The maximum internal resistance results from the programmed conversion timing.
- <sup>7)</sup> Not 100% tested, guaranteed by design and characterization.



<sup>8)</sup> During the sample time the input capacitance  $C_{AIN}$  can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within  $t_S$ . After the end of the sample time  $t_S$ , changes of the analog input voltage have no effect on the conversion result.

Values for the sample time  $t_S$  depend on programming and can be taken from **Table 14**.

Sample time and conversion time of the C161CS/JC/JI's A/D Converter are programmable. Table 14 should be used to calculate the above timings. The limit values for  $f_{BC}$  must not be exceeded when selecting ADCTC.

ADCON.15 14 (ADCTC)	A/D Converter Basic Clock <i>f</i> <sub>BC</sub>	ADCON.13 12 (ADSTC)	Sample time
00	<i>f</i> <sub>СРU</sub> / 4	00	$t_{\rm BC} \times 8$
01	<i>f</i> <sub>СРU</sub> / 2	01	$t_{\rm BC} \times 16$
10	<i>f</i> <sub>CPU</sub> / 16	10	$t_{\rm BC} \times 32$
11	<i>f</i> <sub>CPU</sub> / 8	11	$t_{\rm BC} \times 64$

Table 14A/D Converter Computation Table

Converter Timing Example:

Assumptions:	<i>f</i> cpu	= 25 MHz (i.e. <i>t</i> <sub>CPU</sub> = 40 ns), ADCTC = '00', ADSTC = '00'.
Basic clock	$f_{\sf BC}$	= f <sub>CPU</sub> / 4 = 6.25 MHz, i.e. t <sub>BC</sub> = 160 ns.
Sample time	t <sub>S</sub>	$= t_{\rm BC} \times 8 = 1280$ ns.
Conversion time	t <sub>C</sub>	= $t_{\rm S}$ + 40 $t_{\rm BC}$ + 2 $t_{\rm CPU}$ = (1280 + 6400 + 80) ns = 7.8 $\mu$ s.



# **Testing Waveforms**





Figure 14 Input Output Waveforms







### Memory Cycle Variables

The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes, how these variables are to be computed.

# Table 15Memory Cycle Variables

Description	Symbol	Values
ALE Extension	t <sub>A</sub>	TCL × <alectl></alectl>
Memory Cycle Time Waitstates	t <sub>C</sub>	2TCL × (15 - <mctc>)</mctc>
Memory Tristate Time	t <sub>F</sub>	2TCL × (1 - <mttc>)</mttc>

Note: Please respect the maximum operating frequency of the respective derivative.

# AC Characteristics

#### **Multiplexed Bus**

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (120 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol		Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
			min.	max.	min.	max.	
ALE high time	<i>t</i> 5	CC	$10 + t_{A}$	-	TCL - 10 + <i>t</i> <sub>A</sub>	_	ns
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	$4 + t_A$	-	TCL - 16 + <i>t</i> <sub>A</sub>	-	ns
Address hold after ALE	t <sub>7</sub>	CC	$10 + t_{A}$	_	TCL - 10 + <i>t</i> <sub>A</sub>	-	ns
ALE falling edge to $\overline{RD}$ , WR (with RW-delay)	<i>t</i> 8	CC	$10 + t_{A}$	_	TCL - 10 + <i>t</i> <sub>A</sub>	-	ns
ALE falling edge to $\overline{RD}$ , $\overline{WR}$ (no RW-delay)	t <sub>9</sub>	CC	-10 + <i>t</i> <sub>A</sub>	_	$-10 + t_{A}$	_	ns
Address float after RD, WR (with RW-delay)	t <sub>10</sub>	CC	_	6	-	6	ns
Address float after RD, WR (no RW-delay)	t <sub>11</sub>	CC	_	26	-	TCL + 6	ns
RD, WR low time (with RW-delay)	t <sub>12</sub>	CC	$30 + t_{\rm C}$	_	2TCL - 10 + <i>t</i> <sub>C</sub>	-	ns



# Multiplexed Bus (cont'd)

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (120 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol		Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
			min.	max.	min.	max.	1
RD, WR low time (no RW-delay)	<i>t</i> <sub>13</sub>	CC	$50 + t_{\rm C}$	-	3TCL - 10 + <i>t</i> <sub>C</sub>	-	ns
RD to valid data in (with RW-delay)	<i>t</i> <sub>14</sub>	SR	-	$20 + t_{\rm C}$	-	2TCL - 20 + <i>t</i> <sub>C</sub>	ns
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	-	$40 + t_{\rm C}$	-	3TCL - 20 + <i>t</i> <sub>C</sub>	ns
ALE low to valid data in	<i>t</i> <sub>16</sub>	SR	-	$40 + t_{A} + t_{C}$	-	3TCL - 20 + <i>t</i> <sub>A</sub> + <i>t</i> <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR	-	$50 + 2t_A + t_C$	-	$4TCL - 30 + 2t_A + t_C$	ns
Data hold after RD rising edge	t <sub>18</sub>	SR	0	_	0	-	ns
Data float after RD	<i>t</i> <sub>19</sub>	SR	_	26 + <i>t</i> <sub>F</sub>	-	2TCL - 14 + <i>t</i> <sub>F</sub>	ns
Data valid to WR	t <sub>22</sub>	CC	$20 + t_{\rm C}$	-	2TCL - 20 + <i>t</i> <sub>C</sub>	_	ns
Data hold after $\overline{WR}$	<i>t</i> <sub>23</sub>	CC	26 + $t_{\rm F}$	-	2TCL - 14 + <i>t</i> <sub>F</sub>	-	ns
ALE rising edge after $\overline{RD}$ , $\overline{WR}$	t <sub>25</sub>	CC	26 + $t_{\rm F}$	-	2TCL - 14 + <i>t</i> <sub>F</sub>	-	ns
Address hold after RD, WR	t <sub>27</sub>	CC	26 + <i>t</i> <sub>F</sub>	-	2TCL - 14 + <i>t</i> <sub>F</sub>	-	ns
ALE falling edge to $\overline{CS}^{1)}$	t <sub>38</sub>	CC	-4 - t <sub>A</sub>	10 - <i>t</i> <sub>A</sub>	-4 - t <sub>A</sub>	10 - <i>t</i> <sub>A</sub>	ns
CS low to Valid Data In <sup>1)</sup>	t <sub>39</sub>	SR	-	40 + $t_{C}$ + $2t_{A}$	-	$3TCL - 20 + t_C + 2t_A$	ns
$\overline{\text{CS}}$ hold after $\overline{\text{RD}}$ , $\overline{\text{WR}}^{1)}$	<i>t</i> <sub>40</sub>	CC	46 + <i>t</i> <sub>F</sub>	-	3TCL - 14 + <i>t</i> <sub>F</sub>	-	ns
ALE fall. edge to RdCS, WrCS (with RW delay)	t <sub>42</sub>	CC	16 + <i>t</i> <sub>A</sub>	-	TCL - 4 + <i>t</i> <sub>A</sub>	_	ns



# Multiplexed Bus (cont'd)


(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (120 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol		Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
			min.	max.	min.	max.	1
ALE fall. edge to RdCS, WrCS (no RW delay)	<i>t</i> <sub>43</sub>	CC	$-4 + t_{A}$	-	-4 + t <sub>A</sub>	-	ns
Address float after RdCS, WrCS (with RW delay)	<i>t</i> <sub>44</sub>	CC	-	0	_	0	ns
Address float after RdCS, WrCS (no RW delay)	t <sub>45</sub>	CC	_	20	_	TCL	ns
RdCS to Valid Data In (with RW delay)	t <sub>46</sub>	SR	_	16 + <i>t</i> <sub>C</sub>	_	2TCL - 24 + <i>t</i> <sub>C</sub>	ns
RdCS to Valid Data In (no RW delay)	t <sub>47</sub>	SR	_	$36 + t_{\rm C}$	_	3TCL - 24 + <i>t</i> <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW delay)	t <sub>48</sub>	CC	$30 + t_{\rm C}$	_	2TCL - 10 + <i>t</i> <sub>C</sub>	-	ns
RdCS, WrCS Low Time (no RW delay)	t <sub>49</sub>	CC	$50 + t_{\rm C}$	-	3TCL - 10 + <i>t</i> <sub>C</sub>	-	ns
Data valid to WrCS	t <sub>50</sub>	CC	26 + $t_{\rm C}$	-	2TCL - 14 + <i>t</i> <sub>C</sub>	-	ns
Data hold after RdCS	<i>t</i> <sub>51</sub>	SR	0	-	0	-	ns
Data float after RdCS	t <sub>52</sub>	SR	-	$20 + t_{\rm F}$	-	2TCL - 20 + <i>t</i> <sub>F</sub>	ns
Address hold after RdCS, WrCS	t <sub>54</sub>	CC	$20 + t_{\rm F}$	-	2TCL - 20 + <i>t</i> <sub>F</sub>	-	ns
Data hold after WrCS	t <sub>56</sub>	CC	20 + <i>t</i> <sub>F</sub>	-	2TCL - 20 + <i>t</i> <sub>F</sub>	-	ns


<sup>1)</sup> These parameters refer to the latched chip select signals (CSxL). The early chip select signals (CSxE) are specified together with the address and signal BHE (see figures below).






# Multiplexed Bus, With Read/Write Delay, Normal ALE






# Multiplexed Bus, With Read/Write Delay, Extended ALE





#### Jure 18 External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Normal ALE





#### Figure 19 External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Extended ALE



#### **AC Characteristics**

#### **Demultiplexed Bus**

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter		nbol	Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
			min.	max.	min.	max.	
ALE high time	<i>t</i> <sub>5</sub>	СС	10 + <i>t</i> <sub>A</sub>	_	TCL - 10 + <i>t</i> <sub>A</sub>	-	ns
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	$4 + t_A$	-	TCL - 16 + <i>t</i> <sub>A</sub>	-	ns
ALE falling edge to $\overline{RD}$ , WR (with RW-delay)	<i>t</i> 8	CC	$10 + t_{A}$	-	TCL - 10 + <i>t</i> <sub>A</sub>	-	ns
ALE falling edge to RD, WR (no RW-delay)	t <sub>9</sub>	CC	$-10 + t_{A}$	-	-10 + <i>t</i> <sub>A</sub>	-	ns
RD, WR low time (with RW-delay)	<i>t</i> <sub>12</sub>	CC	$30 + t_{\rm C}$	-	2TCL - 10 + <i>t</i> <sub>C</sub>	-	ns
RD, WR low time (no RW-delay)	<i>t</i> <sub>13</sub>	CC	$50 + t_{\rm C}$	-	3TCL - 10 + <i>t</i> <sub>C</sub>	-	ns
RD to valid data in (with RW-delay)	<i>t</i> <sub>14</sub>	SR	-	$20 + t_{\rm C}$	-	2TCL - 20 + <i>t</i> <sub>C</sub>	ns
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	-	$40 + t_{\rm C}$	-	3TCL - 20 + <i>t</i> <sub>C</sub>	ns
ALE low to valid data in	<i>t</i> <sub>16</sub>	SR	-	$40 + t_{A} + t_{C}$	_	3TCL - 20 + <i>t</i> <sub>A</sub> + <i>t</i> <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR	-	$50 + 2t_A + t_C$	_	$4TCL - 30 + 2t_A + t_C$	ns
Data hold after RD rising edge	t <sub>18</sub>	SR	0	-	0	-	ns
Data float after RD rising edge (with RW-delay <sup>1)</sup> )	<i>t</i> <sub>20</sub>	SR	-	$26 + 2t_A + t_F^{(1)}$	_	2TCL - 14 + $22t_A$ + $t_F^{(1)}$	ns
Data float after RD rising edge (no RW-delay <sup>1)</sup> )	<i>t</i> <sub>21</sub>	SR	-	$10 + 2t_A + t_F^{(1)}$	-	TCL - 10 + $22t_A$ + $t_F^{(1)}$	ns



#### Demultiplexed Bus (cont'd)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter		nbol	Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
			min.	max.	min.	max.	
Data valid to $\overline{WR}$	t <sub>22</sub>	CC	$20 + t_{\rm C}$	-	2TCL - 20 + <i>t</i> <sub>C</sub>	-	ns
Data hold after $\overline{WR}$	t <sub>24</sub>	CC	10 + <i>t</i> <sub>F</sub>	-	TCL - 10 + <i>t</i> <sub>F</sub>	-	ns
$\frac{\text{ALE rising edge after }\overline{\text{RD}},}{\overline{\text{WR}}}$	t <sub>26</sub>	CC	-10 + <i>t</i> <sub>F</sub>	-	-10 + <i>t</i> <sub>F</sub>	-	ns
Address hold after $\overline{WR}^{2)}$	t <sub>28</sub>	CC	$0 + t_{F}$	-	$0 + t_{F}$	-	ns
ALE falling edge to $\overline{\text{CS}}^{3)}$	t <sub>38</sub>	CC	-4 - t <sub>A</sub>	10 - <i>t</i> <sub>A</sub>	-4 - t <sub>A</sub>	10 - <i>t</i> <sub>A</sub>	ns
$\overline{\text{CS}}$ low to Valid Data $\ln^{3)}$	t <sub>39</sub>	SR	_	$40 + t_{C} + 2t_{A}$	_	$3TCL - 20 + t_C + 2t_A$	ns
$\overline{\text{CS}}$ hold after $\overline{\text{RD}}$ , $\overline{\text{WR}}^{3)}$	t <sub>41</sub>	CC	$6 + t_{\rm F}$	-	TCL - 14 + <i>t</i> <sub>F</sub>	-	ns
ALE falling edge to RdCS, WrCS (with RW-delay)	t <sub>42</sub>	CC	$16 + t_A$	-	TCL - 4 + <i>t</i> <sub>A</sub>	-	ns
ALE falling edge to RdCS, WrCS (no RW-delay)	t <sub>43</sub>	CC	$-4 + t_{A}$	-	-4 + t <sub>A</sub>	-	ns
RdCS to Valid Data In (with RW-delay)	t <sub>46</sub>	SR	-	16 + <i>t</i> <sub>C</sub>	-	2TCL - 24 + <i>t</i> <sub>C</sub>	ns
RdCS to Valid Data In (no RW-delay)	t <sub>47</sub>	SR	-	$36 + t_{\rm C}$	-	3TCL - 24 + <i>t</i> <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW-delay)	t <sub>48</sub>	CC	$30 + t_{\rm C}$	-	2TCL - 10 + <i>t</i> <sub>C</sub>	-	ns
RdCS, WrCS Low Time (no RW-delay)	t <sub>49</sub>	CC	$50 + t_{\rm C}$	-	3TCL - 10 + <i>t</i> <sub>C</sub>	-	ns
Data valid to $\overline{WrCS}$	t <sub>50</sub>	CC	$26 + t_{\rm C}$	-	2TCL - 14 + <i>t</i> <sub>C</sub>	-	ns
Data hold after RdCS	<i>t</i> <sub>51</sub>	SR	0	-	0	_	ns
Data float after RdCS (with RW-delay) <sup>1)</sup>	t <sub>53</sub>	SR	-	20 + <i>t</i> <sub>F</sub>	-	2TCL - 20 + $2t_A + t_F^{(1)}$	ns



#### Demultiplexed Bus (cont'd)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)


Parameter	Symbol	Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
		min.	max.	min.	max.	
Data float after RdCS (no RW-delay) <sup>1)</sup>	<i>t</i> <sub>68</sub> SR	_	$0 + t_{F}$	-	TCL - 20 + $2t_A + t_F^{(1)}$	ns
Address hold after RdCS, WrCS	<i>t</i> <sub>55</sub> CC	-6 + <i>t</i> <sub>F</sub>	_	-6 + <i>t</i> <sub>F</sub>	-	ns
Data hold after WrCS	<i>t</i> <sub>57</sub> CC	6 + <i>t</i> <sub>F</sub>	_	TCL - 14 + <i>t</i> <sub>F</sub>	_	ns

<sup>1)</sup> RW-delay and  $t_A$  refer to the next following bus cycle (including an access to an on-chip X-Peripheral).

<sup>2)</sup> Read data are latched with the same clock edge that triggers the address change and the rising RD edge. Therefore address changes before the end of RD have no impact on read cycles.


<sup>3)</sup> These parameters refer to the latched chip select signals (CSxL). The early chip select signals (CSxE) are specified together with the address and signal BHE (see figures below).






#### Figure 20 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Normal ALE






# Demultiplexed Bus, With Read/Write Delay, Extended ALE





#### Figure 22 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Normal ALE





#### Figure 23 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Extended ALE



### **AC Characteristics**

#### CLKOUT and READY

(Operating Conditions apply)

Parameter	Symbol		Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
			min.	max.	min.	max.	
CLKOUT cycle time	t <sub>29</sub>	CC	40	40	2TCL	2TCL	ns
CLKOUT high time	t <sub>30</sub>	CC	14	-	TCL - 6	_	ns
CLKOUT low time	t <sub>31</sub>	CC	10	-	TCL - 10	-	ns
CLKOUT rise time	t <sub>32</sub>	CC	_	4	_	4	ns
CLKOUT fall time	t <sub>33</sub>	CC	_	4	_	4	ns
CLKOUT rising edge to ALE falling edge	t <sub>34</sub>	CC	$0 + t_A$	$10 + t_{A}$	$0 + t_A$	$10 + t_A$	ns
Synchronous READY setup time to CLKOUT	t <sub>35</sub>	SR	14	_	14	-	ns
Synchronous READY hold time after CLKOUT	t <sub>36</sub>	SR	4	_	4	_	ns
Asynchronous READY	t <sub>37</sub>	SR	54	_	2TCL + <i>t</i> <sub>58</sub>	_	ns
Asynchronous READY setup time <sup>1)</sup>	t <sub>58</sub>	SR	14	_	14	_	ns
Asynchronous READY hold time <sup>1)</sup>	t <sub>59</sub>	SR	4	-	4	-	ns
Async. READY hold time after RD, WR high (Demultiplexed Bus) <sup>2)</sup>	<i>t</i> <sub>60</sub>	SR	0	0 + $2t_A$ + $t_C$ + $t_F^{2)}$	0	TCL - 20 + $2t_A + t_C$ + $t_F^{2}$	ns


<sup>1)</sup> These timings are given for test purposes only, in order to assure recognition at a specific clock edge.

<sup>2)</sup> Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This adds even more time for deactivating READY.

The  $2t_A$  and  $t_C$  refer to the next following bus cycle,  $t_F$  refers to the current bus cycle.

The maximum limit for  $t_{60}$  must be fulfilled if the next following bus cycle is **READY** controlled.





#### Figure 24 CLKOUT and READY

#### Notes

- <sup>1)</sup> Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS).
- <sup>2)</sup> <u>The leading edge of the respective command depends on RW-delay.</u>
- 3) READY sampled HIGH at this sampling point generates a READY controlled waitstate,
- READY sampled LOW at this sampling point terminates the currently running bus cycle.
- <sup>4)</sup> READY may be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR).
- <sup>5)</sup> If the Asynchronous READY signal does not fulfill the indicated setup and hold times with respect to CLKOUT (e.g. because CLKOUT is not enabled), it must fulfill  $t_{37}$  in order to be safely synchronized. This is guaranteed, if READY is removed in reponse to the command (see Note<sup>4)</sup>).
- <sup>6)</sup> Multiplexed bus modes have a MUX waitstate added after a bus cycle, and an additional MTTC waitstate may be inserted here.

For a multiplexed bus with MTTC waitstate this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC waitstate this delay is zero.

<sup>7)</sup> The next external bus cycle may start here.



#### **AC Characteristics**

#### **External Bus Arbitration**

(Operating Conditions apply)

Parameter	Symbol	Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
		min.	max.	min.	max.	
HOLD input setup time to CLKOUT	<i>t</i> <sub>61</sub> SR	20	-	20	-	ns
CLKOUT to HLDA high or BREQ low delay	<i>t</i> <sub>62</sub> CC	-	20	-	20	ns
CLKOUT to HLDA low or BREQ high delay	<i>t</i> <sub>63</sub> CC	-	20	-	20	ns
CSx release	t <sub>64</sub> CC	-	20	-	20	ns
CSx drive	t <sub>65</sub> CC	-4	24	-4	24	ns
Other signals release	t <sub>66</sub> CC	_	20	-	20	ns
Other signals drive	t <sub>67</sub> CC	- 4	24	- 4	24	ns






Figure 25 External Bus Arbitration, Releasing the Bus

- **Notes** <sup>1)</sup> The C161CS/JC/JI will complete the currently running bus cycle before granting bus access.
- <sup>2)</sup> This is the first possibility for BREQ to get active.
- <sup>3)</sup> The  $\overline{CS}$  outputs will be resistive high (pullup) after  $t_{64}$ .






Figure 26 External Bus Arbitration, (Regaining the Bus)


## Notes

<sup>1)</sup> This is the last chance for BREQ to trigger the indicated regain-sequence. Even if BREQ is activated earlier, the regain-sequence is initiated by HOLD going high. Please note that HOLD may also be deactivated without the C161CS/JC/JI requesting the bus.

<sup>2)</sup> The next C161CS/JC/JI driven bus cycle may start here.



#### Package Outline



#### Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device

Dimensions in mm

## Infineon goes for Business Excellence

"Business excellence means intelligent approaches and clearly defined processes, which are both constantly under review and ultimately lead to good operating results.

Better operating results and business excellence mean less idleness and wastefulness for all of us, more professional success, more accurate information, a better overview and, thereby, less frustration and more satisfaction."

Dr. Ulrich Schumacher

http://www.infineon.com