SCAS116B - MARCH 1990 - REVISED APRIL 1996

<ul> <li>Members of the Texas Instruments Widebus<sup>™</sup> Family</li> <li>Inputs Are TTL-Voltage Compatible</li> </ul>	SN54ACT16244 WD PACKAGE 74ACT16244 DGG OR DL PACKAG (TOP VIEW)	
<ul> <li>3-State Outputs Drive Bus Lines or Buffer</li> </ul>		
Memory Address Registers	1Y1 🛛 2 47 🗍 1A1	
<ul> <li>Flow-Through Architecture Optimizes</li> </ul>	1Y2 🛛 3 46 🗍 1A2	
PCB Layout	GND [4 45] GND	
<ul> <li>Distributed V<sub>CC</sub> and GND Pin</li> </ul>	1Y3 <b>[</b> 5 44 <b>]</b> 1A3	
Configurations Minimize High-Speed	1Y4 <b>[</b> 6 43 <b>]</b> 1A4	
Switching Noise	V <sub>CC</sub> []7 42 ] V <sub>CC</sub>	
EPIC <sup>™</sup> (Enhanced-Performance Implanted	2Y1 <b>[</b> 8 41 <b>[</b> 2A1	
CMOS) 1-um Process	2Y2 <b>]</b> 9 40 <b>]</b> 2A2	
<ul> <li>500-mA Typical Latch-Up Immunity at</li> </ul>	GND 010 39 GND	
125°C	2Y3 []11 38 [] 2A3	
	2Y4 <b>[</b> 12 37 <b>]</b> 2A4	
Package Options Include Plastic Shrink	3Y1 🛛 13 36 🗋 3A1	
Small-Outline (DL) and Thin Shrink	3Y2 []14 35 [] 3A2	
Small-Outline (DGG) Packages, and 380-mil	GND [15 34 ] GND	
Fine-Pitch Ceramic Flat (WD) Packages	3Y3 016 330 3A3	
Using 25-mil Center-to-Center Pin Spacings	3Y4 <b>[</b> 17 32 <b>]</b> 3A4	
description	V <sub>CC</sub> []18 31 [] V <sub>CC</sub>	
description	4Y1 019 30 4A1	
The SN54ACT16244 and 74ACT16244 are 16-bit	4Y2 20 29 4A2	
buffers/line drivers designed specifically to	GND 21 28 GND	
improve both the performance and density of	4Y3 22 27 4A3	
3-state memory address drivers, clock drivers,	4Y4 23 26 4 <u>A4</u>	

The 74ACT16244 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ACT16244 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT16244 is characterized for operation from -40°C to 85°C.

(each driver)										
INP	JTS	OUTPUT								
OE	Α	Y								
L	Н	Н								
L	L	L								
н	Х	Z								

# **FUNCTION TABLE**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

and bus-oriented receivers and transmitters. They can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide true outputs and symmetrical  $\overline{OE}$  (active-low)

output-enable inputs.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

25 30E

24

# SN54ACT16244, 74ACT16244 16-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS SCAS116B – MARCH 1990 – REVISED APRIL 1996


### logic symbol<sup>†</sup>

					1	
1 <mark>0E</mark>	1	EN1				
20E	48	EN2				
3OE	25	EN3				
4 <u>0</u> E	24	EN4				
40L				_		
1A1	47	┎┸━━	1	1▽	2	1Y1
1A2	46	<u> </u>		• •	3	1Y2
1A3	44	<u> </u>			5	1Y3
1A4	43				6	1Y4
2A1	41	<u> </u>	1	2 ▽	8	2Y1
2A1 2A2	40	┣───		∠ ∨	9	211 2Y2
	38	┣──			11	
2A3	37	┣───			12	2Y3
2A4	36	┣───		• -	13	2Y4
3A1	35	┣───	1	3 ▽	14	3Y1
3A2	33	<b> </b>			16	3Y2
3A3	32	└───			17	3Y3
3A4	30	<b> </b>			19	3Y4
4A1	29		1	4 ▽	20	4Y1
4A2	27				22	4Y2
4A3	26				22	4Y3
4A4						4Y4

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±400 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DGG pace	kage0.85 W
DL packa	ge 1.2 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



SCAS116B - MARCH 1990 - REVISED APRIL 1996

#### recommended operating conditions (see Note 3)

		SN54AC	Г16244	74ACT	16244	UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage (see Note 4)	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
Vo	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-24	mA
IOL	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
ТА	Operating free-air temperature	-55	125	-40	85	°C

NOTES: 3. Unused inputs should be tied to V<sub>CC</sub> through a pullup resistor of approximately 5 kΩ or greater to prevent them from floating.

4. All V<sub>CC</sub> and GND pins must be connected to the proper voltage supply.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS		T,	<b>₄ = 25°C</b>	;	SN54AC	Г16244	74ACT	16244	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	1.5	4.5 V	4.4			4.4		4.4		
	I <sub>OH</sub> = -50 μA	5.5 V	5.4			5.4		5.4		
Vou	1011- 24 mA	4.5 V	3.94			3.7		3.8		V
∨он	I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.7		4.8		v
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
	15 50.04	4.5 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	5.5 V			0.1		0.1		0.1	
Ve	lat = 24  m	4.5 V			0.36		0.5		0.44	V
VOL	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5		0.44	v
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65	
Ц	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
I <sub>OZ</sub>	$V_{O} = V_{CC} \text{ or } GND$	5.5 V			±0.5		±10		±5	μΑ
ICC	$V_{I} = V_{CC} \text{ or GND},  I_{O} = 0$	5.5 V			8		160		80	μA
$\Delta I CC^{\ddagger}$	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1		1	mA
Ci	$V_{I} = V_{CC}$ or GND	5 V		4.5						pF
Co	$V_{O} = V_{CC}$ or GND	5 V		13.5						pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.



SCAS116B - MARCH 1990 - REVISED APRIL 1996

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T,	₄ = 25°C		MIN M	MAX	UNIT
	(	(0011 01)	MIN	TYP	MAX		IVIAA	
<sup>t</sup> PLH	٨	V	4	6.5	8.5	3	10.3	ns
<sup>t</sup> PHL	A		3.4	6.3	8.7	3.4	10.1	
<sup>t</sup> PZH	ŌĒ			5.8	8.1	3	10.5	ns
<sup>t</sup> PZL	UE	Ι	3.7	6.7	9.3	3.7	11	115
<sup>t</sup> PHZ	ŌĒ	V	5.4	8.1	11.5	5.4	13	ne
<sup>t</sup> PLZ	UE	1	5	7.5	9.5	5	10.9	ns

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


PARAMETER								
	FROM (INPUT)	TO (OUTPUT)	Т	<b>₄ = 25°C</b>	;	MIN	MAX	UNIT
	(INI 01)	(001101)	MIN	TYP	MAX	IVIIIN	WAA	
<sup>t</sup> PLH	- A	V	4	6.5	8.5	4	9.4	ns
<sup>t</sup> PHL		T	3.4	6.3	8.7	3.4	9.5	9.5
<sup>t</sup> PZH	ŌĒ			5.8	8.1	3	8.9	20
<sup>t</sup> PZL	UE	Ι	3.7	6.7	9.3	3.7	10.3	ns
<sup>t</sup> PHZ	ŌĒ	V	5.4	8.1	10.3	5.4	11.3	20
<sup>t</sup> PLZ	UE		5	7.5	9.5	5	10.3	ns

### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST CON	TYP	UNIT		
C <sub>pd</sub> Power dissipation capacitance	Dower dissipation conscitance	Outputs enabled	C <sub>I</sub> = 50 pF,	f = 1 MHz	39	~ [
		Outputs disabled	CL = 50 pF,		11	рF



SCAS116B - MARCH 1990 - REVISED APRIL 1996




#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.







### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
5962-9202201MXA	ACTIVE	CFP	WD	48	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9202201MX A	Samples
										SNJ54ACT16244W D	
74ACT16244DGG	ACTIVE	TSSOP	DGG	48	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		ACT16244	Samples
74ACT16244DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16244	Samples
74ACT16244DGGRG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16244	Samples
74ACT16244DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16244	Samples
74ACT16244DLG4	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16244	Samples
74ACT16244DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16244	Samples
74ACT16244DLRG4	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16244	Samples
SNJ54ACT16244WD	ACTIVE	CFP	WD	48	1	Non-RoHS & Green	SNPB	N / A for Pkg Type		5962-9202201MX A SNJ54ACT16244W D	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

## PACKAGE OPTION ADDENDUM

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ACT16244DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
74ACT16244DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ACT16244DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
74ACT16244DLR	SSOP	DL	48	1000	367.0	367.0	55.0



www.ti.com

5-Jan-2022

### TUBE




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
74ACT16244DGG	DGG	TSSOP	48	40	530	11.89	3600	4.9
74ACT16244DL	DL	SSOP	48	25	473.7	14.24	5110	7.87
74ACT16244DLG4	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118


PowerPAD is a trademark of Texas Instruments.



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




## **DGG0048A**

# DGG0048A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DGG0048A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



### **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153




### **MECHANICAL DATA**

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

#### **CERAMIC DUAL FLATPACK**

WD (R-GDFP-F\*\*)



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only
  - E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
    - GDFP1-F56 and JEDEC MO-146AB



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated