μPD46184182B μPD46184362B

18M-BIT DDR II SRAM	R10DS0114EJ0200 Rev.2.00
2-WORD BURST OPERATION	Nov 09, 2012

Description

The μ PD46184182B is a 1,048,576-word by 18-bit and the μ PD46184362B is a 524,288-word by 36-bit synchronous double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.

The μ PD46184182B and μ PD46184362B integrate unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (K and K#) are latched on the positive edge of K and K#.

These products are suitable for application which require synchronous operation, high speed, low voltage, high density and wide bit configuration. These products are packaged in 165-pin PLASTIC BGA.

Features

- 1.8 ± 0.1 V power supply
- 165-pin PLASTIC BGA (13 x 15)
- HSTL interface
- PLL circuitry for wide output data valid window and future frequency scaling
- Pipelined double data rate operation
- Common data input/output bus
- Two-tick burst for low DDR transaction size
- Two input clocks (K and K#) for precise DDR timing at clock rising edges only
- Two output clocks (C and C#) for precise flight time
 - and clock skew matching-clock and data delivered together to receiving device
- Internally self-timed write control
- Clock-stop capability. Normal operation is restored in 20 μ s after clock is resumed.
- User programmable impedance output (35 to 70 Ω)
- Fast clock cycle time : 3.3 ns (300 MHz), 4.0 ns (250 MHz)
- Simple control logic for easy depth expansion
- JTAG 1149.1 compatible test access port



Ordering Information

Part No.	Organization (word x bit)	Cycle time	Clock frequency	Core Supply Voltage	Operating Ambient Temperature	Package
μPD46184182BF1-E33-EQ1-A	1M x 18	3.3ns	300MHz	1.8 ± 0.1 V	T _A = 0 to 70°C	165-pin
μPD46184182BF1-E40-EQ1-A]	4.0ns	250MHz			PLASTIC
μPD46184362BF1-E33-EQ1-A	512K x 36	3.3ns	300MHz			BGA
μPD46184362BF1-E40-EQ1-A	1	4.0ns	250MHz			(13 x 15)
μPD46184182BF1-E33Y-EQ1-A	1M x 18	3.3ns	300MHz	1.8 ± 0.1 V	T _A = −40 to 85°C	Lead-free
μPD46184182BF1-E40Y-EQ1-A	7	4.0ns	250MHz			
μPD46184362BF1-E33Y-EQ1-A	512K x 36	3.3ns	300MHz			
μPD46184362BF1-E40Y-EQ1-A]	4.0ns	250MHz			
μPD46184182BF1-E33-EQ1	1M x 18	3.3ns	300MHz	1.8 ± 0.1 V	T _A = 0 to 70°C	165-pin
μPD46184182BF1-E40-EQ1	7	4.0ns	250MHz			PLASTIC
μPD46184362BF1-E33-EQ1	512K x 36	3.3ns	300MHz			BGA
μPD46184362BF1-E40-EQ1	7	4.0ns	250MHz			(13 x 15)
μPD46184182BF1-E33Y-EQ1	1M x 18	3.3ns	300MHz	1.8 ± 0.1 V	T _A = −40 to 85°C	Lead
μPD46184182BF1-E40Y-EQ1	1	4.0ns	250MHz	1		
μPD46184362BF1-E33Y-EQ1	512K x 36	3.3ns	300MHz	1		
μPD46184362BF1-E40Y-EQ1	1	4.0ns	250MHz			



Pin Arrangement

165-pin PLASTIC BGA (13 x 15)

(Top View)

[*µ*PD46184182B]

1M x 18

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	Vss/72M	Α	R, W#	BW1#	K#	NC/144M	LD#	Α	Vss/36M	CQ
в	NC	DQ9	NC	Α	NC/288M	к	BW0#	Α	NC	NC	DQ8
С	NC	NC	NC	Vss	Α	A0	Α	Vss	NC	DQ7	NC
D	NC	NC	DQ10	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
Е	NC	NC	DQ11	VDDQ	Vss	Vss	Vss	VddQ	NC	NC	DQ6
F	NC	DQ12	NC	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	DQ5
G	NC	NC	DQ13	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	NC
н	DLL#	VREF	VDDQ	VDDQ	VDD	Vss	VDD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	NC	VDDQ	VDD	Vss	VDD	VddQ	NC	DQ4	NC
κ	NC	NC	DQ14	VDDQ	VDD	Vss	VDD	VddQ	NC	NC	DQ3
L	NC	DQ15	NC	VDDQ	Vss	Vss	Vss	VddQ	NC	NC	DQ2
м	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	DQ1	NC
Ν	NC	NC	DQ16	Vss	Α	Α	Α	Vss	NC	NC	NC
Р	NC	NC	DQ17	Α	Α	С	Α	Α	NC	NC	DQ0
R	TDO	тск	Α	Α	Α	C#	Α	Α	Α	TMS	TDI

A0, A	: Address inputs	TMS	: IEEE 1149.1 Test input
DQ0 to DQ17	: Data inputs / outputs	TDI	: IEEE 1149.1 Test input
LD#	: Synchronous load	TCK	: IEEE 1149.1 Clock input
R, W#	: Read Write input	TDO	: IEEE 1149.1 Test output
BW0#, BW1#	: Byte Write data select	VREF	: HSTL input reference input
K, K#	: Input clock	V_{DD}	: Power Supply
C, C#	: Output clock	VddQ	: Power Supply
CQ, CQ#	: Echo clock	Vss	: Ground
ZQ	: Output impedance matching	NC	: No connection
DLL#	: PLL disable	NC/xxM	: Expansion address for xxMb

Remarks 1. ×××# indicates active LOW.

- 2. Refer to Package Dimensions for the index mark.
- 3. 2A, 7A, 10A and 5B are expansion addresses : 10A for 36Mb

: 10A and 2A for 72Mb

- : 10A, 2A and 7A for 144Mb
- : 10A, 2A, 7A and 5B for 288Mb

2A and 10A of this product can also be used as NC.



Pin Arrangement

165-pin PLASTIC BGA (13 x 15)

(Top View) [µPD46184362B]

512K x 36

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ#	Vss/144M	NC/36M	R, W#	BW2#	K#	BW1#	LD#	Α	Vss/72M	CQ
в	NC	DQ27	DQ18	Α	BW3#	к	BW0#	Α	NC	NC	DQ8
С	NC	NC	DQ28	Vss	Α	A0	Α	Vss	NC	DQ17	DQ7
D	NC	DQ29	DQ19	Vss	Vss	Vss	Vss	Vss	NC	NC	DQ16
Е	NC	NC	DQ20	VDDQ	Vss	Vss	Vss	VDDQ	NC	DQ15	DQ6
F	NC	DQ30	DQ21	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	DQ5
G	NC	DQ31	DQ22	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	DQ14
н	DLL#	VREF	VDDQ	VDDQ	VDD	Vss	VDD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	DQ32	VDDQ	VDD	Vss	VDD	VDDQ	NC	DQ13	DQ4
κ	NC	NC	DQ23	VDDQ	VDD	Vss	VDD	VDDQ	NC	DQ12	DQ3
L	NC	DQ33	DQ24	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	DQ2
м	NC	NC	DQ34	Vss	Vss	Vss	Vss	Vss	NC	DQ11	DQ1
Ν	NC	DQ35	DQ25	Vss	Α	Α	Α	Vss	NC	NC	DQ10
Ρ	NC	NC	DQ26	Α	Α	С	Α	Α	NC	DQ9	DQ0
R	TDO	тск	Α	Α	Α	C#	Α	Α	Α	TMS	TDI

A0, A	: Address inputs	TMS	: IEEE 1149.1 Test input
DQ0 to DQ35	: Data inputs / outputs	TDI	: IEEE 1149.1 Test input
LD#	: Synchronous load	TCK	: IEEE 1149.1 Clock input
R, W#	: Read Write input	TDO	: IEEE 1149.1 Test output
BW0# to BW3#	: Byte Write data select	VREF	: HSTL input reference input
K, K#	: Input clock	V_{DD}	: Power Supply
C, C#	: Output clock	VddQ	: Power Supply
CQ, CQ#	: Echo clock	Vss	: Ground
ZQ	: Output impedance matching	NC	: No connection
DLL#	: PLL disable	NC/xxM	: Expansion address for xxMb

Remarks 1. ×××# indicates active LOW.

2. Refer to Package Dimensions for the index mark.

3. 2A, 3A and 10A are expansion addresses : 3A for 36Mb

: 3A and 10A for 72Mb

: 3A, 10A and 2A for 144Mb

2A and 10A of this product can also be used as NC.

Pin Description


Symbol	Туре	Description
A0 A	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K. All transactions operate on a burst of two words (one clock period of bus activity). A0 is used as the lowest order address bit permitting a random starting address within the burst operation on x18 and x36 devices. These inputs are ignored when device is deselected, i.e., NOP (LD# = HIGH).
DQ0 to DQxx	Input/Outpu t	Synchronous Data IOs: Input data must meet setup and hold times around the rising edges of K and K#. Output data is synchronized to the respective C and C# data clocks or to K and K# if C and C# are tied to HIGH. x18 device uses DQ0 to DQ17. x36 device uses DQ0 to DQ35.
LD#	Input	Synchronous Load: This input is brought LOW when a bus cycle sequence is to be defined. This definition includes address and read/write direction. All transactions operate on a burst of 2 data (one clock period of bus activity).
R, W#	Input	Synchronous Read/Write Input: When LD# is LOW, this input designates the access type (READ when R, W# is HIGH, WRITE when R, W# is LOW) for the loaded address. R, W# must meet the setup and hold times around the rising edge of K.
BWx#	Input	Synchronous Byte Writes: When LOW these inputs cause their respective byte to be registered and written during WRITE cycles. These signals must meet setup and hold times around the rising edges of K and K# for each of the two rising edges comprising the WRITE cycle. See Pin Arrangement for signal to data relationships. x18 device uses BW0#, BW1#. x36 device uses BW0# to BW3#. See Byte Write Operation for relation between BWx# and Dxx.
K, K#	Input	Input Clock: This input clock pair registers address and control inputs on the rising edge of K, and registers data on the rising edge of K and the rising edge of K#. K# is ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges.
C, C#	Input	Output Clock: This clock pair provides a user controlled means of tuning device output data. The rising edge of C# is used as the output timing reference for first output data. The rising edge of C is used as the output reference for second output data. Ideally, C# is 180 degrees out of phase with C. When use of K and K# as the reference instead of C and C#, then fixed C and C# to HIGH. Operation cannot be guaranteed unless C and C# are fixed to HIGH (i.e. toggle of C and C#)



		(2/2)
Symbol	Туре	Description
CQ, CQ#	Output	Synchronous Echo Clock Outputs. The rising edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when DQ tristates. If C and C# are stopped (if K and K# are stopped in the single clock mode), CQ and CQ# will also stop.
ZQ	Input	Output Impedance Matching Input: This input is used to tune the device outputs to the system data bus impedance. DQ, CQ and CQ# output impedance are set to $0.2 \times RQ$, where RQ is a resistor from this bump to ground. The output impedance can be minimized by directly connect ZQ to VDDQ. This pin cannot be connected directly to GND or left unconnected. The output impedance is adjusted every 20 μ s upon power-up to account for drifts in supply voltage and temperature. After replacement for a resistor, the new output impedance is reset by implementing power-on sequence.
DLL#	Input	PLL Disable: When debugging the system or board, the operation can be performed at a clock frequency slower than TKHKH (MAX.) without the PLL circuit being used, if DLL# = LOW. The AC/DC characteristics cannot be guaranteed. For normal operation, DLL# must be HIGH and it can be connected to V _{DDQ} through a 10 kΩ or less resistor.
TMS TDI	Input	IEEE 1149.1 Test Inputs: 1.8 V I/O level. These balls may be left Not Connected if the JTAG function is not used in the circuit.
ТСК	Input	IEEE 1149.1 Clock Input: 1.8 V I/O level. This pin must be tied to VSS if the JTAG function is not used in the circuit.
TDO	Output	IEEE 1149.1 Test Output: 1.8 V I/O level. When providing any external voltage to TDO signal, it is recommended to pull up to VDD.
Vref	-	HSTL Input Reference Voltage: Nominally VDDQ/2. Provides a reference voltage for the input buffers.
Vdd	Supply	Power Supply: 1.8 V nominal. See Recommended DC Operating Conditions and DC Characteristics for range.
VddQ	Supply	Power Supply: Isolated Output Buffer Supply. Nominally 1.5 V. 1.8 V is also permissible. See Recommended DC Operating Conditions and DC Characteristics for range.
Vss	Supply	Power Supply: Ground
NC	-	No Connect: These signals are not connected internally.



Block Diagram





Power-On Sequence in DDR II SRAM

DDR II SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations. The following timing charts show the recommended power-on sequence.

The following power-up supply voltage application is recommended: V_{SS} , V_{DD} , $V_{DD}Q$, V_{REF} , then V_{IN} . V_{DD} and $V_{DD}Q$ can be applied simultaneously, as long as $V_{DD}Q$ does not exceed V_{DD} by more than 0.5 V during power-up. The following power-down supply voltage removal sequence is recommended: V_{IN} , V_{REF} , $V_{DD}Q$, V_{DD} , V_{SS} . V_{DD} and $V_{DD}Q$ can be removed simultaneously, as long as $V_{DD}Q$ does not exceed V_{DD} by more than 0.5 V during power-down.

Power-On Sequence

Apply power and tie DLL# to HIGH.

Apply $V_{DD}Q$ before V_{REF} or at the same time as V_{REF} .


Provide stable clock for more than 20 μ s to lock the PLL.

Continuous min.4 NOP(LD# = high) cycles are required after PLL lock up is done.

PLL Constraints

The PLL uses K clock as its synchronizing input and the input should have low phase jitter which is specified as TKC var. The PLL can cover 120 MHz as the lowest frequency. If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an undesired clock frequency.

Power-On Waveforms





Burst Sequence

Linear Burst Sequence Table

	A0	A0
External Address	0	1
1st Internal Burst Address	1	0

Truth Table

Operation	LD#	R, W#	CLK	DQ		
WRITE cycle	L	L	$L\toH$	Data in		
Load address, input write data on				Input data D(A1) D(A2)		
consecutive K and K# rising edge				Input clock K(t+1) ↑ K#(t+1) ↑		
READ cycle	L	Н	$L\toH$	Data out		
Load address, read data on				Output data Q(A1) Q(A2)		
consecutive C and C# rising edge				Output clock $C#(t+1) \uparrow C(t+2) \uparrow$		
NOP (No operation)	Н	×	$L\toH$	High-Z		
Clock stop	×	×	Stopped	Previous state		

Remarks 1. H : HIGH, L : LOW, \times : don't care, \uparrow : rising edge.

- **2.** Data inputs are registered at K and K# rising edges. Data outputs are delivered at C and C# rising edges except if C and C# are HIGH then Data outputs are delivered at K and K# rising edges.
- **3.** All control inputs in the truth table must meet setup/hold times around the rising edge (LOW to HIGH) of K. All control inputs are registered during the rising edge of K.
- 4. This device contains circuitry that ensure the outputs to be in high impedance during power-up.
- 5. Refer to state diagram and timing diagrams for clarification.
- **6.** A1 refers to the address input during a WRITE or READ cycle. A2 refers to the next internal burst address in accordance with the linear burst sequence.
- 7. It is recommended that K = K# = C = C# when clock is stopped. This is not essential but permits most rapid restart by overcoming transmission line charging symmetrically.



Byte Write Operation

[*µ*PD46184182B]

Operation	К	K#	BW0#	BW1#
Write DQ0 to DQ17	$L\toH$	-	0	0
	_	$L \rightarrow H$	0	0
Write DQ0 to DQ8	$L\toH$	-	0	1
	-	$L\toH$	0	1
Write DQ9 to DQ17	$L \rightarrow H$	-	1	0
	_	$L\toH$	1	0
Write nothing	$L\toH$	_	1	1
	_	$L\toH$	1	1

Remarks 1. H : HIGH, L : LOW, \rightarrow : rising edge.

2. Assumes a WRITE cycle was initiated. BW0# and BW1# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

[*µ*PD46184362B]


Operation	К	K#	BW0#	BW1#	BW2#	BW3#
Write DQ0 to DQ35	$L\toH$	-	0	0	0	0
	_	$L \rightarrow H$	0	0	0	0
Write DQ0 to DQ8	$L \rightarrow H$	-	0	1	1	1
	_	$L \rightarrow H$	0	1	1	1
Write DQ9 to DQ17	$L\toH$	-	1	0	1	1
	-	$L\toH$	1	0	1	1
Write DQ18 to DQ26	$L\toH$	-	1	1	0	1
	-	$L\toH$	1	1	0	1
Write DQ27 to DQ35	$L\toH$	-	1	1	1	0
	-	$L\toH$	1	1	1	0
Write nothing	$L\toH$	_	1	1	1	1
	-	$L\toH$	1	1	1	1

Remarks 1. H : HIGH, L : LOW, \rightarrow : rising edge.

2. Assumes a WRITE cycle was initiated. BW0# to BW3# can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.



Bus Cycle State Diagram



Remarks 1. A0 is internally advanced in accordance with the burst order table. Bus cycle is terminated after burst count = 2.

2. State machine control timing sequence is controlled by K.



Electrical Characteristics

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Rating U	
Supply voltage	V _{DD}		–0.5 to +2.5	V
Output supply voltage	V _{DD} Q		-0.5 to V _{DD}	
Input voltage	V _{IN}		–0.5 to V _{DD} +0.5 (2.5 V MAX.)	V
Input / Output voltage	V _{I/O}		–0.5 to V _{DD} Q+0.5 (2.5 V MAX.)	V
Operating ambient temperature	TA	(E** series)	0 to 70	°C
		(E**Y series)	-40 to 85	°C
Storage temperature	Tstg		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended DC Operating Conditions ($T_A = 0$ to 70°C, $T_A = -40$ to 85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	V _{DD}		1.7	1.8	1.9	V	
Output supply voltage	$V_{DD}Q$		1.4		V _{DD}	V	1
Input HIGH voltage	V _{IH (DC)}		V _{REF} +0.1		V _{DD} Q+0.3	V	1, 2
Input LOW voltage	VIL (DC)		-0.3		V _{REF} -0.1	V	1, 2
Clock input voltage	V _{IN}		-0.3		V _{DD} Q+0.3	V	1, 2
Reference voltage	V_{REF}		0.68		0.95	V	

Notes 1. During normal operation, $V_{DD}Q$ must not exceed V_{DD} .

2. Power-up: $V_{IH} \le V_{DD}Q + 0.3 \text{ V}$ and $V_{DD} \le 1.7 \text{ V}$ and $V_{DD}Q \le 1.4 \text{ V}$ for $t \le 200 \text{ ms}$

Recommended AC Operating Conditions ($T_A = 0$ to 70°C, $T_A = -40$ to 85°C)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit	Note
Input HIGH voltage	V _{IH (AC)}		V _{REF} +0.2		V	1
Input LOW voltage	V _{IL (AC)}			V _{REF} -0.2	V	1

Note 1. Overshoot: $V_{IH(AC)} \le V_{DD} + 0.7 V (2.5 V MAX.)$ for $t \le TKHKH/2$

Undershoot: $V_{IL (AC)} \ge -0.5$ V for t \le TKHKH/2 Control input signals may not have pulse widths less than TKHKL (MIN.) or operate at cycle rates less than TKHKH (MIN.).

Parameter	Symbol	Test condition	Test condition		MA	λX.	Unit	Note
					x18	x36		
Input leakage current	lu			-2	+	2	μA	
I/O leakage current	Ιιο			-2	+	2	μA	
Operating supply current	ldd	$V_{\text{IN}} \leq V_{\text{IL}} \text{ or } V_{\text{IN}} \geq V_{\text{IH}},$	-E33		470	510	mA	
(Read cycle / Write cycle)		Ivo = 0 mA,						
		Cycle = MAX.	-E40		430	470		
Standby supply current	SB1	$V_{\text{IN}} \leq V_{\text{IL}} \text{ or } V_{\text{IN}} \geq V_{\text{IH}},$	-E33		410	430	mA	
(NOP)		Ivo = 0 mA,						
		Cycle = MAX.	-E40		380	400		
		Inputs static						
Output HIGH voltage	VOH(Low)	Іон ≤ 0.1 mA		V _{DD} Q-0.2	VD	_D Q	V	3, 4
	Vон	Note1		V _{DD} Q/2-0.12	V _{DD} Q/2	2+0.12	V	3, 4
Output LOW voltage	VOL(Low)	lo∟≤ 0.1 mA		V _{SS}	0	.2	V	3, 4
	Vol	Note2		V _{DD} Q/2-0.12	V _{DD} Q/2	2+0.12	V	3, 4

DC Characteristics 1 (T_A = 0 to 70°C, V_{DD} = 1.8 \pm 0.1 V)

Notes 1. Outputs are impedance-controlled. $|I_{OH}| = (V_{DD}Q/2)/(RQ/5) \pm 15\%$ for values of 175 $\Omega \le RQ \le 350 \Omega$.

2. Outputs are impedance-controlled. $I_{OL} = (V_{DD}Q/2)/(RQ/5) \pm 15\%$ for values of 175 $\Omega \le RQ \le 350 \Omega$.

- **3.** AC load current is higher than the shown DC values.
- 4. HSTL outputs meet JEDEC HSTL Class I standards.

Parameter	Symbol	Test condition		MIN.	MAX.		Unit	Note
					x18	x36		
Input leakage current	lu			-2	+	-2	μA	
I/O leakage current	Ilo			-2	+	-2	μA	
Operating supply current	Idd	$V \text{in} \leq V \text{il or } V \text{in} \geq V \text{ih},$	-E33Y		600	640	mA	
(Read cycle / Write cycle)		Iı/o = 0 mA,						
		Cycle = MAX.	-E40Y		560	600		
Standby supply current	ISB1	$V {\sf IN} \leq V {\sf IL} \text{ or } V {\sf IN} \geq V {\sf IH},$	-E33Y		530	550	mA	
(NOP)		Iı/o = 0 mA,						
		Cycle = MAX.	-E40Y		500	520		
		Inputs static						
Output HIGH voltage	VOH(Low)	Іон ≤ 0.1 mA		V _{DD} Q-0.2	V	DDQ	V	3, 4
	Vон	Note1		V _{DD} Q/2-0.12	V _{DD} Q/	2+0.12	V	3, 4
Output LOW voltage	VOL(Low)	lo∟≤0.1 mA		V _{SS}	0	.2	V	3, 4
	Vol	Note2		V _{DD} Q/2-0.12	V _{DD} Q/	2+0.12	V	3, 4

DC Characteristics 2 (T_A = -40 to 85°C, V_{DD} = 1.8 \pm 0.1 V)

Notes 1. Outputs are impedance-controlled. $|I_{OH}| = (V_{DD}Q/2)/(RQ/5) \pm 15\%$ for values of 175 $\Omega \le RQ \le 350 \Omega$.

2. Outputs are impedance-controlled. $I_{OL} = (V_{DD}Q/2)/(RQ/5) \pm 15\%$ for values of 175 $\Omega \le RQ \le 350 \Omega$.

- **3.** AC load current is higher than the shown DC values.
- 4. HSTL outputs meet JEDEC HSTL Class I standards.

Capacitance (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	MAX.	Unit
Input capacitance	C _{IN}	V _{IN} = 0 V		5	pF
(Address, Control)					
Input / Output capacitance	CI/O	V _{I/O} = 0 V		7	pF
(DQ, CQ, CQ#)					
Clock Input capacitance	C _{clk}	V _{clk} = 0 V		6	pF

Remark These parameters are periodically sampled and not 100% tested.

Thermal Characteristics


Parameter	Symbol	Substrate	Airflow	TYP.	Unit
Thermal resistance	θja	4-layer	0 m/s	16.5	°C/W
from junction to ambient air			1 m/s	13.2	°C/W
		8-layer	0 m/s	15.5	°C/W
			1 m/s	12.6	°C/W
Thermal characterization parameter	Ψjt	4-layer	0 m/s	0.07	°C/W
from junction to the top center			1 m/s	0.13	°C/W
of the package surface		8-layer	0 m/s	0.06	°C/W
			1 m/s	0.12	°C/W
Thermal resistance	θjc			3.86	°C/W
from junction to case					



AC Characteristics (T_A = 0 to 70°C, T_A = -40 to 85°C, V_{DD} = 1.8 ± 0.1 V)


AC Test Conditions (VDD = 1.8 ± 0.1 V, VDDQ = 1.4 V to VDD)

Input waveform (Rise / Fall time ≤ 0.3 ns)



Output load condition

Figure 1. External load at test






Read and Write Cycle

Parameter	Symbol	-E33,- (300 I		-E40,-I (250 M		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Clock							
Average Clock cycle time (K, K#, C, C#)	ТКНКН	3.3	8.4	4.0	8.4	ns	1
Clock phase jitter (K, K#, C, C#)	TKC var		0.2		0.2	ns	2
Clock HIGH time (K, K#, C, C#)	TKHKL	1.32		1.6		ns	
Clock LOW time (K, K#, C, C#)	TKLKH	1.32		1.6		ns	
Clock HIGH to Clock# HIGH (K \rightarrow K#, C \rightarrow C#)	TKHK#H	1.49		1.8		ns	
Clock# HIGH to Clock HIGH (K# \rightarrow K, C# \rightarrow C)	TK#HKH	1.49		1.8		ns	
Clock to data clock $(K \rightarrow C, K\# \rightarrow C\#)$	ТКНСН	0	1.45	0	1.8	ns	
PLL lock time (K, C)	TKC lock	20		20		μs	3
K static to PLL reset	TKC reset	30		30		ns	4
Output Times	1						
CQ HIGH to CQ# HIGH	TCQHCQ#H	1.24		1.55		ns	5
$(CQ \rightarrow CQ\#)$							
CQ# HIGH to CQ HIGH	TCQ#HCQH	1.24		1.55		ns	5
$(CQ\# \rightarrow CQ)$							
C, C# HIGH to output valid	TCHQV		0.45		0.45	ns	
C, C# HIGH to output hold	TCHQX	-0.45		-0.45		ns	
C, C# HIGH to echo clock valid	TCHCQV		0.45		0.45	ns	
C, C# HIGH to echo clock hold	TCHCQX	-0.45		-0.45		ns	
CQ, CQ# HIGH to output valid	TCQHQV		0.27		0.3	ns	6
CQ, CQ# HIGH to output hold	TCQHQX	-0.27		-0.3		ns	6
C HIGH to output High-Z	TCHQZ		0.45		0.45	ns	
C HIGH to output Low-Z	TCHQX1	-0.45		-0.45		ns	
Setup Times	1						
Address valid to K rising edge	TAVKH	0.4		0.5		ns	7
Synchronous load input (LD#), read write input (R, W#) valid to K rising edge	ТІУКН	0.4		0.5		ns	7
Data inputs and write data select inputs (BWx#) valid to K, K# rising edge	TDVKH	0.3		0.35		ns	7
Hold Times							
K rising edge to address hold	TKHAX	0.4		0.5		ns	7
K rising edge to synchronous load input (LD#), read write input (R, W#) hold	ТКНІХ	0.4		0.5		ns	7
K, K# rising edge to data inputs and write data select inputs (BWx#) hold	TKHDX	0.3		0.35		ns	7

- **Notes 1.** When debugging the system or board, these products can operate at a clock frequency slower than TKHKH (MAX.) without the PLL circuit being used, if DLL# = LOW. Read latency (RL) is changed to 1.0 clock cycle in this operation. The AC/DC characteristics cannot be guaranteed, however.
 - 2. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge. TKC var (MAX.) indicates a peak-to-peak value.
 - 3. V_{DD} slew rate must be less than 0.1 V DC per 50 ns for PLL lock retention. PLL lock time begins once V_{DD} and input clock are stable. It is recommended that the device is kept NOP (LD# = HIGH) during these cycles.
 - 4. K input is monitored for this operation. See below for the timing.




- **5.** Guaranteed by design.
- 6. Echo clock is very tightly controlled to data valid / data hold. By design, there is $a \pm 0.1$ ns variation from echo clock to data. The data sheet parameters reflect tester guardbands and test setup variations.
- 7. This is a synchronous device. All addresses, data and control lines must meet the specified setup and hold times for all latching clock edges.

Remarks 1. This parameter is sampled.

- 2. Test conditions as specified with the output loading as shown in AC Test Conditions unless otherwise noted.
- 3. Control input signals may not be operated with pulse widths less than TKHKL (MIN.).
- 4. If C, C# are tied HIGH, K, K# become the references for C, C# timing parameters.
- **5.** $V_{DD}Q$ is 1.5 V DC.



Read and Write Timing




Remarks 1. Q01 refers to output from address A0.

Q02 refers to output from the next internal burst address following A0, etc.

- 2. Outputs are disabled (high impedance) 2.5 clock cycles after the last READ (LD# = LOW, R, W# = HIGH) is input in the sequences of [READ]-[NOP].
- **3.** The second NOP cycle at the cycle "5" is not necessary for correct device operation; however, at high clock frequencies it may be required to prevent bus contention.

Application Example



Remark AC Characteristics are defined at the condition of SRAM outputs, CQ, CQ# and DQ with termination.



JTAG Specification

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

Pin name	Pin assignments	Description
ТСК	2R	Test Clock Input. All input are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	10R	Test Mode Select. This is the command input for the TAP controller state machine.
TDI	11R	Test Data Input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.
TDO	1R	Test Data Output. This is the output side of the serial registers placed between TDI and TDO. Output changes in response to the falling edge of TCK.

Test Access Port (TAP) Pins

Remark The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held HIGH for five rising edges of TCK. The TAP controller state is also reset on the SRAM POWER-UP.


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
JTAG Input leakage current	ILI	$0~V \leq V_{IN} \leq V_{DD}$	-5.0	+5.0	μA
JTAG I/O leakage current	I _{LO}	$0 \ V \leq V_{IN} \leq V_{DD}Q,$	-5.0	+5.0	μA
		Outputs disabled			
JTAG input HIGH voltage	V _{IH}		1.3	V _{DD} +0.3	V
JTAG input LOW voltage	VIL		-0.3	+0.5	V
JTAG output HIGH voltage	V _{OH1}	I _{OHC} = 100 μA	1.6		V
	V _{OH2}	I _{OHT} = 2 mA	1.4		V
JTAG output LOW voltage	V _{OL1}	I _{OLC} = 100 μA		0.2	V
	V _{OL2}	I _{OLT} = 2 mA		0.4	V

JTAG DC Characteristics (T_A = 0 to 70°C, V_{DD} = 1.8 ± 0.1 V, unless otherwise noted)




JTAG AC Test Conditions

Input waveform (Rise / Fall time \leq 1 ns)



Output waveform



Output load





Figure 2. External load at test



JTAG AC Characteristics (T_A = 0 to 70°C)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Clock					
Clock cycle time	t _{тнтн}		50		ns
Clock frequency	f _{TF}			20	MHz
Clock HIGH time	t⊤нт∟		20		ns
Clock LOW time	tтьтн		20		ns
Output time					
TCK LOW to TDO unknown	t _{TLOX}		0		ns
TCK LOW to TDO valid	t _{TLOV}			10	ns
Setup time					
TMS setup time	t _{MVTH}		5		ns
TDI valid to TCK HIGH	t _{DVTH}		5		ns
Capture setup time	t _{cs}		5		ns
Hold time					
TMS hold time	t _{THMX}		5		ns
TCK HIGH to TDI invalid	t _{THDX}		5		ns
Capture hold time	t _{CH}		5		ns

JTAG Timing Diagram



Scan Register Definition (1)

Register name	Description
Instruction register	The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run-test/idle or the various data register state. The register can be loaded when it is placed between the TDI and TDO pins. The instruction register is automatically preloaded with the IDCODE instruction at power-up whenever the controller is placed in test-logic-reset state.
Bypass register	The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs TAP to another device in the scan chain with as little delay as possible.
ID register	The ID Register is a 32 bit register that is loaded with a device and vendor specific 32 bit code when the controller is put in capture-DR state with the IDCODE command loaded in the instruction register. The register is then placed between the TDI and TDO pins when the controller is moved into shift-DR state.
Boundary register	The boundary register, under the control of the TAP controller, is loaded with the contents of the RAMs I/O ring when the controller is in capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to shift-DR state. Several TAP instructions can be used to activate the boundary register. The Scan Exit Order tables describe which device bump connects to each boundary register location. The first column defines the bit's position in the boundary register. The second column is the name of the input or I/O at the bump and the third column is the bump number.

Scan Register Definition (2)

Register name	Bit size	Unit
Instruction register	3	bit
Bypass register	1	bit
ID register	32	bit
Boundary register	107	bit

ID Register Definition

Part number	Organization	ID [31:28] vendor revision no.	ID [27:12] part no.	ID [11:1] vendor ID no.	ID [0] fix bit
μPD46184182B	1M x 18	XXXX	0000 0000 0001 0011	00000010000	1
μPD46184362B	512K x 36	XXXX	0000 0000 0001 0100	00000010000	1



SCAN Exit Order

Bit	Signa	l name	Bump	Bit	Signal name		Bump	Bit	Signal	name	Bump
no.	x18	x36	ID	no.	x18	x36	ID	no.	x18	x36	ID
1	C	C#	6R	37	NC		10D	73	N	С	2C
2		С	6P	38	NC		9E	74	DQ11	DQ20	3E
3		A	6N	39	DQ7	DQ17	10C	75	NC	DQ29	2D
4		A	7P	40	NC	DQ16	11D	76	N	С	2E
5		A	7N	41	N	С	9C	77	N	С	1E
6		A	7R	42	N		9D	78	DQ12	DQ30	2F
7		A	8R	43	D	28	11B	79	NC	DQ21	3F
8		A	8P	44	NC	DQ7	11C	80	N		1G
9		A	9R	45	N		9B	81	N	1	1F
10		Q0	11P	46	N		10B	82	DQ13	DQ22	3G
11	NC	DQ9	10P	47	С	Q	11A	83	NC	DQ31	2G
12		IC	10N	48		-	Internal	84	N		1J
13			9P	49	ŀ	A	9A	85	N	1	2J
14	DQ1	DQ11	10M	50	Å	4	8B	86	DQ14	DQ23	ЗK
15	NC	DQ10	11N	51	A		7C	87	NC	DQ32	3J
16	Ν	IC	9M	52	A0		6C	88	NC		2K
17	Ν	IC	9N	53	LD#		8A	89	NC		1K
18	D	Q2	11L	54	NC	BW1#	7A	90	DQ15	DQ33	2L
19	NC	DQ1	11M	55	BW0#		7B	91	NC	DQ24	3L
20	Ν	IC	9L	56	К				С	1M	
21		IC	10L	57	к		6A	93	N		1L
22	D	Q3	11K	58	NC	BW3#	5B	94	DQ16	DQ25	3N
23	NC	DQ12	10K	59	BW1#	BW2#	5A	95	NC	DQ34	ЗM
24	Ν	IC	9J	60	R, '	W#	4A	96	N	С	1N
25	Ν		9K	61	Å	4	5C	97	N	1	2M
26	DQ4	DQ13	10J	62	Å	4	4B	98	DQ17	DQ26	3P
27	NC	DQ4	11J	63	A	NC	ЗA	99	NC	DQ35	2N
28		Q	11H	64	DLL#		1H	100			2P
29		IC	10G	65	CQ#		1A	101	NC		1P
30		IC	9G	66	DQ9 DQ27		2B	102	A		3R
31		Q5	11F	67	NC	DQ18	3B	103	Å	4	4R
32		DQ14	11G	68	N		1C	104		4	4P
33		IC	9F	69		С	1B	105	Å	4	5P
34		IC	10F	70	DQ10		3D	106	Å	4	5N
35		Q6	11E	71		DQ28	3C	107	Å	Ą	5R
36	NC	DQ15	10E	72	N	С	1D				

JTAG Instructions

Instructions	Description
EXTEST	The EXTEST instruction allows circuitry external to the component package to be tested. Boundary-scan register cells at output pins are used to apply test vectors, while those at input pins capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the update-IR state of EXTEST, the output drive is turned on and the PRELOAD data is driven onto the output pins.
IDCODE	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO pins in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the test-logic-reset state.
BYPASS	When the BYPASS instruction is loaded in the instruction register, the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.
SAMPLE / PRELOAD	SAMPLE / PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and DQ pins into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample metastable input will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (tCS plus tCH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO pins.
SAMPLE-Z	If the SAMPLE-Z instruction is loaded in the instruction register, all RAM DQ pins are forced to an inactive drive state (high impedance) and the boundary register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.

JTAG Instruction Coding

IR2	IR1	IR0	Instruction	Note
0	0	0	0 EXTEST	
0	0	1	IDCODE	
0	1	0	SAMPLE-Z	1
0	1	1	RESERVED	2
1	0	0 SAMPLE / PRELOAD		
1	0	1	RESERVED	2
1	1	0	RESERVED	2
1	1	1 BYPASS		

Notes 1. TRISTATE all DQ pins and CAPTURE the pad values into a SERIAL SCAN LATCH.

2. Do not use this instruction code because the vendor uses it to evaluate this product.


Instructions	Control-Register Status	Output Pin Status		
		CQ,CQ#	DQ	
EXTEST	0	Update	High-Z	
	1	Update	Update	
IDCODE	0	SRAM	SRAM	
	1	SRAM	SRAM	
SAMPLE-Z	0	High-Z	High-Z	
	1	High-Z	High-Z	
SAMPLE	0	SRAM	SRAM	
	1	SRAM	SRAM	
BYPASS	0	SRAM	SRAM	
	1	SRAM	SRAM	

Remark The output pin statuses during each instruction vary according to the Control-Register status (value of Boundary Scan Register, bit no. 48). There are three statuses:

Update : Contents of the "Update Register" are output to the output pin (DDR Pad).

- SRAM : Contents of the SRAM internal output "SRAM Output" are output to the output pin (DDR Pad).
- High-Z :The output pin (DDR Pad) becomes high impedance by controlling of the "High-Z JTAG ctrl".

The Control-Register status is set during Update-DR at the EXTEST or SAMPLE instruction.






Instructions	SRAM Status	Boundary Scar	Boundary Scan Register Status	
		CQ,CQ#	DQ	
EXTEST	READ (Low-Z)	Pad	Pad	
	NOP (High-Z)	Pad	Pad	
IDCODE	READ (Low-Z)	-	-	No definition
	NOP (High-Z)	-	-	
SAMPLE-Z	READ (Low-Z)	Pad	Pad	
	NOP (High-Z)	Pad	Pad	
SAMPLE	READ (Low-Z)	Internal	Internal	
	NOP (High-Z)	Internal	Pad	
BYPASS	READ (Low-Z)	-	-	No definition
	NOP (High-Z)	_	_	

Boundary Scan Register Status of Output Pins CQ, CQ# and DQ

Remark The Boundary Scan Register statuses during execution each instruction vary according to the instruction code and SRAM operation mode.


There are two statuses:

- Pad : Contents of the output pin (DDR Pad) are captured in the "CAPTURE Register" in the Boundary Scan Register.
- Internal : Contents of the SRAM internal output "SRAM Output" are captured in the "CAPTURE Register" in the Boundary Scan Register.






TAP Controller State Diagram




Disabling the Test Access Port

It is possible to use this device without utilizing the TAP. To disable the TAP Controller without interfering with normal operation of the device, TCK must be tied to V_{ss} to preclude mid level inputs. TDI and TMS may be left open but fix them to V_{DD} via a resistor of about 1 k Ω when the TAP controller is not used. TDO should be left unconnected also when the TAP controller is not used.






Test Logic Operation (Instruction Scan)




Test Logic (Data Scan)

Package Dimensions

165-PIN PLASTIC BGA(13x15)





	(UNIT:mm)
ITEM	DIMENSIONS
D	13.00±0.10
E	15.00±0.10
w	0.30
А	1.35±0.11
A1	0.37±0.05
A2	0.98
е	1.00
b	0.50+0.10
х	0.10
У	0.15
y1	0.25
ZD	1.50
ZE	0.50
	T165F1-100-EQ1



Recommended Soldering Condition

Please consult with our sales offices for soldering conditions of these products.

Types of Surface Mount Devices

μPD46184182BF1-EQ1	:	165-pin PLASTIC BGA (13 x 15)
μPD46184362BF1-EQ1	:	165-pin PLASTIC BGA (13 x 15)

Quality Grade

- A quality grade of the products is "Standard".
- Anti-radioactive design is not implemented in the products.
- Semiconductor devices have the possibility of unexpected defects by affection of cosmic ray that reach to the ground and so forth.



Revision History

μ PD46184182B, μ PD46184362B

Rev.	Date		Description
Rev.	Date	Page	Summary
Rev.1.00	'12.06.01	-	New Data Sheet
Rev.2.00	'12.11.09	ALL	Addition : -E33,-E33Y series, Lead series Deletion : -E50,-E50Y series