# nsem.

# Green Mode Buck Switch

# FSL306LR

#### **Description**

The FSL306LR integrate Pulse Width Modulator (PWM) and SENSEFET<sup>®</sup> is specifically designed for high–performance offline buck, buck−boost, and non−isolation flyback Switched Mode Power Supplies (SMPS) with minimal external components. This device integrates a high−voltage power regulator that enables operation without auxiliary bias winding. An internal transconductance amplifier reduces external components for the feedback compensation circuit.

The integrated PWM controller includes: 10 V regulator for no external bias circuit, Under−Voltage Lockout (UVLO), Leading−Edge Blanking (LEB), an optimized gate turn−on / turn−off driver, EMI attenuator, Thermal Shutdown (TSD), temperature−compensated precision current sources for loop compensation, and fault−protection circuitry. Protections include: Overload Protection (OLP), Over−Voltage Protection (OVP), Feedback Open Loop Protection (FB\_OLP), and Abnormal Over−Current Protection (AOCP). FSL306LR offers good soft−start performance during startup.

The internal high−voltage startup switch and the Burst−Mode operation with very low operating current reduce the power loss in Standby Mode. As the result, it is possible to reach power loss of 120 mW without external bias and 25 mW with external bias when input voltage is 230  $V_{AC}$ .

#### **Features**

- Built−in Avalanche Rugged SENSEFET: 650 V
- Fixed Operating Frequency: 50 kHz
- No−Load Power Consumption:  $\langle 25 \text{ mW} \text{ at } 230 \text{ V}_{\text{AC}} \text{ with External Bias};$  $\langle 120 \text{ mW} \text{ at } 230 \text{ V}_{AC} \text{ without External Bias} \rangle$
- No Need for Auxiliary Bias Winding
- Frequency Modulation for Attenuating EMI
- Pulse−by−Pulse Current Limiting
- Ultra–Low Operating Current: 250 μA
- Built−in Soft−Start and Startup Circuit
- Adjustable Peak Current Limit
- Built−in Transconductance (Error) Amplifier
- Various Protections: Overload Protection (OLP), Over−Voltage Protection (OVP), Feedback Open Loop Protection (FB\_OLP), AOCP (Abnormal Over−Current Protection), Thermal Shutdown (TSD)
- Fixed 650 ms Restart Time for Safe Auto−Restart Mode of All Protections
- These Devices are Pb−Free, Halide Free and are RoHS Compliant

#### **Applications**

- SMPS for Home Appliances and Industrial Applications
- SMPS for Auxiliary Power



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page [13](#page-12-0) of this data sheet.

# **APPLICATION DIAGRAMS**

<span id="page-1-0"></span>









**BLOCK DIAGRAM**

**Figure 3. Internal Block Diagram**

# **PIN CONFIGURATION**



**Figure 4. Pin Configuration**

#### **PIN DEFINITIONS**



#### **ABSOLUTE MAXIMUM RATINGS** (T<sub>A</sub> = 25°C unless otherwise specified)



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1.  $V_{\text{COMP}}$  is clamped by internal clamping diode (11 V,  $I_{\text{CLAMP\_MAX}}$  < 100  $\mu$ A).

2. Repetitive rating: pulse width is limited by maximum junction temperature.

3. L = 10 mH, starting  $T_J = 25^{\circ}C$ .

4. Although this parameter guarantees IC operation, it does not guarantee all electrical characteristics.

#### **THERMAL IMPEDANCE**  $(T_A = 25^{\circ}C$  unless otherwise specified)



5. JEDEC recommended environment, JESD51−2, and test board, JESD51−3, with minimum land pattern.

#### **ESD CAPABILITY**



6. Meets JEDEC standards JESD22−A114 and JESD 22−C101.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise specified)



# **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise specified) (continued)



Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Though guaranteed by design, they are not 100% tested in production.

### **TYPICAL PERFORMANCE CHARACTERISTICS**











**Figure 7. Start Threshold Voltage vs. Temperature Figure 8. Stop Threshold Voltage vs. Temperature**



**Figure 9. Burst Mode High Voltage vs. Temperature Figure 10. Burst Mode Low Voltage vs. Temperature**





### **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)







**Figure 12. Feedback Voltage Reference vs. Temperature**







**Figure 15. Overload Protection vs. Temperature Figure 16. Over−Voltage Protection vs. Temperature**









#### **FUNCTIONAL DESCRIPTION**

#### <span id="page-7-0"></span>**Startup and High−Voltage Regulator**

During startup, an internal high−voltage current source  $(I<sub>CH</sub>)$  of the high–voltage regulator supplies the internal bias current ( $I_{START}$ ) and charges the external capacitor ( $C_A$ ) connected to the  $V_{CC}$  pin, as illustrated in Figure 17. This internal high–voltage current source is enabled until  $V_{CC}$ reaches 10 V. During steady−state operation, this internal high–voltage regulator ( $HV_{REG}$ ) maintains the V<sub>CC</sub> with  $10 \text{ V}$  and provides operating current  $(I_{OP})$  for all internal circuits. Therefore, FSL306LR needs no external bias circuit. The high−voltage regulator is disabled when the external bias is higher than 10 V.



**Figure 17. Startup and HV**<sub>REG</sub> Block

#### **Oscillator Block**

The oscillator frequency is set internally and the FSL306LR have random frequency fluctuation functions. Fluctuation of the switching frequency can reduce EMI by spreading the energy over a wider frequency range than the bandwidth measured by the EMI test equipment. The amount of EMI reduction is directly related to the range of the frequency variation. The range of frequency variation is fixed internally; however, its selection is randomly chosen by the combination of an external feedback voltage and an internal free−running oscillator. This randomly chosen switching frequency effectively spreads the EMI noise near switching frequency and allows the use of a cost−effective inductor instead of an AC input line filter to satisfy world−wide EMI requirements.





#### **Feedback Control**

FSL306LR employs current−mode control with a transconductance amplifier for feedback control, as shown in Figure 19. Two resistors are typically used on the  $V_{FB}$  pin to sense output voltage. An external compensation circuit is recommended on the  $V_{\text{COMP}}$  pin to control output voltage. A built−in transconductance amplifier accurately controls output voltage without external components, such as Zener diode and transistor.



#### **Figure 19. Pulse Width Modulation (PWM) Circuit**

*Transconductance Amplifier (gm Amplifier)*

The output of the transconductance amplifier sources and sinks the current, respectively, to and from the compensation circuit connected on the V<sub>COMP</sub> pin *(see Figure 20)*. This compensated  $V_{\text{COMP}}$  pin voltage controls the switching duty cycle by comparing with the voltage across the  $R_{\text{SENSE}}$ . When the feedback pin voltage exceeds the internal reference voltage ( $V_{REF}$ ) of 2.5 V; the transconductance amplifier sinks the current from the compensation circuit, V<sub>COMP</sub> is pulled down, and the duty cycle is reduced. This typically occurs when input voltage is increased or output load is decreased. A two−pole and one−zero compensation network is recommended for optimal output voltage control and AC dynamics. Typically 220 nF, 220 k $\Omega$ , and 330 pF are used for  $C_{C1}$ ,  $R_{C1}$ , and  $C_{C2}$ , respectively.



**Figure 20. Characteristics of gm Amplifier**

#### *Pulse−by−pulse Current Limit*

Because current−mode control is employed, the peak current flowing through the SENSEFET is limited by the inverting input of PWM comparator, as shown in Figure [19.](#page-7-0) Assuming that 50 µA current source flows only through the internal resistors  $(3R + R = 46 \text{ k}\Omega)$ , the cathode voltage of diode D2 is about 2.4 V. Since D1 is blocked when  $V_{\text{COMP}}$ exceeds 2.4 V, the maximum voltage of the cathode of D2 is clamped at this voltage. Therefore, the peak value of the current of the SENSEFET is limited.

#### *Leading Edge Blanking (LEB)*

At the instant the internal SENSEFET is turned on; primary−side capacitance and secondary−side rectifier diode reverse recovery of flyback application, the freewheeling diode reverse recovery, and other parasitic capacitance of buck application typically cause a high−current spike through the SENSEFET. Excessive voltage across the sensing resistor (RSENSE) leads to incorrect feedback operation in the current−mode control. To counter this effect, the FSL306LR have Leading−Edge Blanking (LEB) circuits *(see Figure [19](#page-7-0))*. This circuit inhibits the PWM comparator for a short time  $(t_{\text{LEB}})$  after the SENSEFET is turned on.

#### **Protection Circuits**

The protective functions include Overload Protection (OLP), Over−Voltage Protection (OVP), Under−Voltage Lockout (UVLO), Feedback Open Loop Protection (FB\_OLP), Abnormal Over−Current Protection (AOCP), and Thermal Shutdown (TSD). All of the protections operate in Auto−Restart Mode. Since these protection circuits are fully integrated inside the IC without external components, reliability is improved without increasing cost and PCB space. If a fault condition occurs, switching is terminated and the SENSEFET remains off. At the same time, internal protection timing control is activated to decrease power consumption and stress on passive and active components during Auto−Restart. When internal protection timing control is activated,  $V_{CC}$  is regulated with 10 V through the internal high−voltage regulator until switching is terminated. This internal protection timing control continues until restart time (650 ms) is counted. After counting to 650 ms, the internal high−voltage regulator is disabled and  $V_{CC}$  is decreased. When  $V_{CC}$ reaches the UVLO stop voltage  $V_{STOP} (7 V)$ , the protection is reset and the internal high−voltage current source charges the  $V_{CC}$  capacitor via the drain pin again. When  $V_{CC}$  reaches the UVLO start voltage, V<sub>START</sub> (8 V), the FSL306LR resumes normal operation. In this manner, Auto−Restart can alternately enable and disable the switching of the power SENSEFET until the fault condition is eliminated.

#### *Overload Protection (OLP)*

Overload is defined as the load current exceeding a preset level due to an unexpected event. In this situation, the protection circuit should be activated to protect the SMPS.

However, even when the SMPS operates normally, the OLP circuit can be enabled during the load transition or startup. To avoid this undesired operation, an internal fixed delay (40 ms) circuit determines whether it is a transient situation or a true overload situation *(see Figure 21)*. The current−mode feedback path limits the maximum power current and, when the output consumes more than this maximum power, the output voltage  $(V<sub>O</sub>)$  decreases below its rated voltage. This reduces feedback pin voltage, which increases the output current of the internal transconductance amplifier. Eventually  $V_{\text{COMP}}$  is increased. When  $V_{\text{COMP}}$ reaches 3 V, the internal fixed OLP delay (40 ms) is activated. After this delay, the switching operation is terminated, as shown in Figure 22.



**Figure 21. Overload Protection Internal Circuit**



**Figure 22. Overload Protection (OLP) Waveform**

*Abnormal Over−Current Protection (AOCP)*

When output is shorted at high input voltage, much higher drain current peak than pulse−by−pulse current limit can flow through the SENSEFET because turn on time is the same as the minimum turn−on time of FSL306LR. Even OLP is occasionally not enough to protect the FSL306LR in that abnormal case, since severe current stress is imposed on the SENSEFET until OLP is triggered. FSL306LR includes the internal Abnormal Over−Current Protection (AOCP) circuit shown in Figure [23.](#page-9-0) The voltage across the  $R_{\text{SENSE}}$ is compared with a preset AOCP level (VAOCP) after t<sub>LEB</sub> and, if the voltage across the RSENSE is greater than the AOCP level, the set signal is triggered after four switching times by an internal 2−bit counter, shutting down the SMPS, as shown in Figure [24](#page-9-0). This LEB time can inhibit mis−triggering due to the leading−edge spike.

<span id="page-9-0"></span>

**Figure 23. AOCP Circuit**



**Figure 24. AOCP Waveform**

#### *Thermal Shutdown (TSD)*

The SENSEFET and control IC integrated on the same package makes it easier to detect the temperature of the SENSEFET. When the junction temperature exceeds 135°C, thermal shutdown is activated. The FSL306LR are restarted after the temperature decreases to 60°C.

#### *Over−Voltage Protection (OVP)*

If any feedback loop components fail due to a soldering defect,  $V_{\text{COMP}}$  climbs up in manner similar to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the OLP is triggered. In this case, excessive energy is provided to the output and the output voltage may exceed the rated voltage before the OLP is activated. To prevent this situation, an Over−Voltage Protection (OVP) circuit is employed. In general, output voltage can be monitored through  $V_{CC}$  and, when  $V_{CC}$ exceeds 24.5 V, OVP is triggered, resulting in termination of switching operation. To avoid undesired activation of OVP during normal operation,  $V_{CC}$  should be designed below 24.5 V *(see Figure 25)*.



**Figure 25. Over Voltage Protection Circuit**

#### *Feedback Open Loop Protection (FB\_OLP)*

In the event of a feedback loop failure, especially a shorted lower−side resistor of the feedback pin; not only does  $V_{\text{COMP}}$  rise in a similar manner to the overload situation, but V<sub>FB</sub> starts to drop to IC ground level. Although OLP and OVP also can protect the SMPS in this situation, FB\_OLP can reduce stress on SENSEFET more. If there is no FB\_OLP, output voltage is much higher than rated voltage before OLP or OVP trigger. When  $V_{FB}$  drops below 0.5 V, FB\_OLP is activated, switching off. To avoid undesired activation during startup, this function is disabled during soft−start time.



**Figure 26. Feedback Open−loop Protection Circuit**

#### **Soft−Start**

The internal soft−start circuit slowly increases the SENSEFET current after it starts. The typical soft−start time is 10 ms, as shown in Figure 27, where progressive increments of the SENSEFET current are allowed during startup. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is gradually increased to smoothly establish the required output voltage. Soft−start also helps to prevent transformer saturation and reduces stress on the secondary diode.



**Figure 27. Internal Soft−Start**

#### **Burst Mode Operation**

To minimize power dissipation in Standby Mode, the FSL306LR enters Burst Mode. As the load decreases, the comp voltage ( $V_{\text{COMP}}$ ) decreases. As shown in Figure [28,](#page-10-0) the device automatically enters Burst Mode when the feedback voltage drops below VBURL. At this point, switching stops and the output voltages start to drop at a rate dependent on the standby current load. This causes  $V_{\text{COMP}}$  <span id="page-10-0"></span>to rise. Once it passes  $V_{BURH}$ , switching resumes.  $V_{COMP}$ then falls and the process repeats. Burst Mode alternately enables and disables switching of the SENSEFET and reduces switching loss in Standby Mode.



**Figure 28. Burst Mode Operation**

#### **Green Mode Operation**

As output load condition is reduced, the switching loss becomes the largest power loss factor. FSL306LR uses the V<sub>COMP</sub> pin voltage to monitor output load condition. As output load decreases,  $V_{COMP}$  decreases and switching frequency declines, as shown in Figure 29. Once  $V_{\text{COMP}}$ falls to 0.8 V, the switching frequency varies between 21 kHz and 23 kHz before Burst Mode operation. At Burst Mode operation, random frequency fluctuation still functions.



**Figure 29. Green Mode Operation**

#### **Adjusting Current Limit**

As shown in Figure 30, a combined 46 k $\Omega$  internal resistance  $(3R + R)$  is connected to the inverting lead on the PWM comparator. An external resistance of Rx on the ILIMIT pin forms a parallel resistance with the  $46 \text{ k}\Omega$  when the internal diodes are biased by the main current source of 50 µA. For example, FSL306LR have a typical SENSEFET peak current limit of 0.45 A. Current limit can be adjusted to 0.3 A by inserting  $R_X$  between the  $I_{LIMIT}$  pin and the ground. The value of the  $R_X$  can be estimated by the following equation:

$$
0.45 A : 0.3 A = (46 k\Omega + R_x) : R_x
$$
 (eq. 1)



**Figure 30. Current Limit Adjustment**

#### **TYPICAL APPLICATION CIRCUIT**



#### **Key Design Notes**

- Small current rating inductors (L1 & L2), an SMD−type resistor (R1), and an additional AC rectifying diode (D2) are placed for good EMI performance.
- External bias circuitry, a SMD−type resistor (R2), and a small−signal diode (D5) reduce power loss of the internal high−voltage regulator.



**Figure 31. Schematic**



#### **Table 1. BILL OF MATERIALS**

#### <span id="page-12-0"></span>**ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

8. The junction temperature can limit the maximum output power. 9. Maximum practical continuous power in an open−frame design at 50°C ambient.

10.Based on 15 V output voltage condition. Output voltage can limit the maximum output power.

SENSEFET is registered trademark of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries.



# **PDIP−7 (PDIP−8 LESS PIN 6)** CASE 626A

ISSUE C

DATE 22 APR 2015

**SCALE 1:** 





**WITH LEADS CONSTRAINED NOTE 5**



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.<br>3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-<br>AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.<br>4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH<br>OR PROTRUSIONS. MOLD FLASH OR PROTR
- 
- NOT TO EXCEED 0.10 INCH. 5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
- 
- 6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE<br>LEADS UNCONSTRAINED.<br>7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE<br>LEADS, WHERE THE LEADS EXIT THE BODY.
- 8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).



**GENERIC MARKING DIAGRAM\***



XXXX = Specific Device Code

- A = Assembly Location<br>WL = Wafer Lot
- $WL$  = Wafer Lot<br>YY = Year
	-
- YY = Year<br>WW = Work
- $WW = Work Week$ <br>G = Pb-Free Pa = Pb−Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ·", may or may not be present.



Semiconductor Components Industries, LLC, 2019 www.onsemi.com

rights of others.





ON Semiconductor and **and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.** ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding<br>the suitability of its products for any particula



**ON Semiconductor®** 

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**ís product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the<br>information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products<br>and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,<br>and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal<br>Opportunity/Affirmative Action Employer. Thi

#### **ADDITIONAL INFORMATION**

**TECHNICAL PUBLICATIONS**: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** [www.onsemi.com](https://www.onsemi.com/)

#### **ONLINE SUPPORT**: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** [www.onsemi.com/support/sales](https://www.onsemi.com/support/sales)