ISD ChipCorder® ISD3800 Series Datasheet

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of Audio Product Line based system design. Nuvoton assumes no responsibility for errors or omissions. All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation. www.nuvoton.com

TABLE OF CONTENTS

1 GENERAL DESCRIPTION
2 FEATURES
3 BLOCK DIAGRAM
4 PINOUT CONFIGURATION
4.1 48L-LQFP
5 PIN DESCRIPTION
6 ELECTRICAL CHARACTERISTICS
6.1 ABSOLUTE MAXIMUM RATINGS 11 6.2 OPERATING CONDITIONS 11 6.3 DC PARAMETERS 13 6.4 AC PARAMETER 14 6.4.1 Internal Oscillator 14 6.4.2 Input 14 6.4.3 Output 15 6.4.4 SPI Timing 17 6.4.5 I ² S Timing 18
7 APPLICATION DIAGRAM
8 SPACKAGE SPECIFICATION
8.1 48 Lead LQFP(7x7x1.4mm footprint 2.0mm)
9 ORDERING INFORMATION
10 REVISION HISTORY
IMPORTANT NOTICE

1 GENERAL DESCRIPTION

The ISD3800 is a digital ChipCorder[®] featuring digital compression, comprehensive memory management, and integrated analog/digital audio signal paths. The ISD3800 utilizes serial flash memory to provide non-volatile audio playback for a two-chip solution. The ISD3800 provides an I²S digital audio interface, faster digital programming, higher sampling frequency, and a signal path with SNR 80dB.

The ISD3800 can take digital audio data via I²S or SPI interface. When I²S input is selected, it will replace the analog audio inputs and will support sample rates of 32, 44.1 or 48 kHz depending upon clock configuration. When SPI interface is chosen, the sample rate of the audio data sent must be one of the ISD3800 supported sample rates.

The ISD3800 has inbuilt analog audio inputs, analog audio line driver, and speaker driver output.

The analog audio input, Aux-in, has a fixed gain configured by SPI command. Aux-in can directly feedthrough to the analog outputs; it can also mix with the DAC output and then feed-through to the analog outputs.

The ISD3800 can deliver three kinds output: 1) Aux-out, an analog single-ended voltage output; 2) Class-AB BTL (bridge-tied-load) analog differential voltage output; 3) Class-D PWM. Both Class-AB BTL and Class-D PWM output can directly drive a speaker.

2 FEATURES

- External Memory:
 - The ISD3800 supports the following flash:

Manufacturer	Winl	oond		MXIC		
Family	25X	25Q	25P	25PX	25PE	25L / 25V
JEDEC ID	EF 30 1X	EF 40 1X	20 20 1X	20 71 1X	20 80 1X	C2 20 1X

- The addressing ability of ISD3800 is up to 128Mbit, which is 64-minute playback time based on 8kHz/4bit ADPCM.
- o Inbuilt 3V voltage regulator to provide power source to the external flash memory
- Fast Digital Programming

• Programming rate can go up to 1Mbits/second mainly limited by the flash memory write rate.

- Memory Management
 - Store pre-recorded audio (Voice Prompts) using high quality digital compression
 - Use a simple index-based command for playback
 - Execute pre-programmed macro scripts (Voice Macros) designed to control the configuration of the device and play back Voice Prompts sequences.
- Sample Rate
 - Seven sampling frequencies are available for a given master sample rate. For example, the sampling frequencies of 4, 5.3, 6.4, 8, 12.8, 16 and 32kHz are available when the device is clocked at a 32kHz master sample rate.
 - For I²S operation, 32, 44.1 and 48kHz master sample rates are available with playback sampling frequencies scaling accordingly.
- Compression Algorithm
 - For Pre-Recorded Voice Prompt
 - μ-Law: 6, 7 or 8 bits per sample
 - Differential μ-Law: 6, 7 or 8 bits per sample
 - PCM: 8, 10 or 12 bits per sample
 - Enhanced ADPCM: 2, 3, 4 or 5 bits per sample
 - Variable-bit-rate optimized compression. This allows best possible compression given a metric of SNR and background noise levels.

- nuvoTon
 - Oscillator
 - $_{\odot}$ Internal oscillator with internal reference: 2.048 MHz with ±1% deviation
 - Internal oscillator with external resistor: 2.048 MHz with ±2% deviation¹
 - o External crystal or clock input
 - Crystals support standard audio sampling rates of 2.048, 4.096, 8.192, 12.288 and 11.2896MHz
 - I²S bit clock input
 - Input
 - o Aux-in: Analog input with 2-bit gain control configured by SPI command
 - Output
 - Aux-out: an analog single-ended voltage output
 - Class-D PWM speaker driver, capable of delivering typical power:
 - 4Ω load: 1W @5.5V; 335mW @3.3V.
 - 8Ω load: 930mW @5.5V; 320mW @ 3.3V.
 - Class-AB BTL analog differential output, capable of delivering typical power:
 - 4Ω load: 950mW @5.5V; 330mW @3.3V.
 - 8Ω load: 930mW @5.5V; 320mW @ 3.3V.
 - I/O

0

- o SPI interface: MISO, MOSI, SCLK, SSB for commands and digital audio data
- I²S interface: I²S_CLK, I²S_WS, I²S_SDI, I²S_SDO for digital audio data
- o 8 GPIO pins:
 - 4 GPIO pins share with I²S
 - 4 GPIO pins share with SPI Interface
 - GPIO pins can trigger Voice Macro for a pushbutton application
- 8-bit Volume Control set by SPI command for flexible mixing
- Talarm temperature threshold: 125°C typical
- Operating Voltage: 2.7 ~ 5.5V
- Standby Current: 1uA typical
- Package:
 - o Green 48L-LQFP
 - o Green 32L-QFN
- Temperature Options:
 - Industrial: -40°C to 85°C

 $^{^{1}}$ With ±1% precision 80kohm external resistor.

3 BLOCK DIAGRAM



Figure 3-1 ISD3800 Block Diagram

4 PINOUT CONFIGURATION

4.1 48L-LQFP



Figure 4-1 ISD3800 48-Lead LQFP Pin Configuration

ISD3800

4.2 32L-QFN



Figure 4-2 ISD3800 32-Lead QFN Pin Configuration

5 PIN DESCRIPTION

Pin # Pin		I/O	Function	
LQF P-48	QFN -32	Name		
1		NC		This pin should be left unconnected.
2		NC		This pin should be left unconnected.
3		NC		This pin should be left unconnected.
4	32	GPIO7 / I ² S_SDI	I/O	A GPIO pin. By default this pin is a pull-high input. Can be configured as Serial Data Input of the I ² S interface.
5	1	GPIO6 / I ² S_SCK	I/O	A GPIO pin. By default this pin is a pull-high input. Can be configured as Clock input in slave mode or clock output in master mode. This pin can be configured as an external clock buffer if I ² S is not used.
6	2	GPIO5 / I ² S_WS	I/O	A GPIO pin. By default this pin is a pull-high input. Can be configured as Word Select (WS) input in slave mode or WS output in master mode.
7	3	GPIO4 / I ² S_SDO	I/O	A GPIO pin. By default this pin is a pull-high input. Can be configured as Serial Data Output of the I ² S Interface.
8		NC		This pin should be left unconnected.
9		NC		This pin should be left unconnected.
10	4	V _{SSD}	Ι	Digital Ground.
11	5	V _{CCD}	Ι	Digital power supply.
12	6	V _{REG}	0	A 1.8V regulator to supply the internal logic. A minimum 1uF capacitor with low ESR<0.5OHM should be connected to this pin for supply decoupling and stability.
13	7	MISO / GPIO1	0	Master-In-Slave-Out. Serial output from the ISD3800 to the host. This pin is in tri-state when SSB=1. Can be configured as GPIO1.
14	8	SCLK	I	Serial Clock input to the ISD3800 from the host.
15	9	SSB	I	Slave Select input to the ISD3800 from the host. When SSB is low device is selected and responds to commands on the SPI interface.
16	10	MOSI / GPIO0	I	Master-Out-Slave-In. Serial input to the ISD3800 from the host. Can be configured as GPIO0.
17	11	V _{CCSPK}	I	Power supply for speaker driver.
18	12	SPK+	0	PWM driver positive output. This SPK+ output, together with SPK- pin, provide a differential output to drive a speaker. During power down this pin is in tri-state. Or, can be configured as Class-AB BTL which, together with SPK- pin, provides a differential voltage output. Or, can be configured as a Class-AB single-ended output.
19	13	VSSSPK	I	In PWM mode: Digital Ground for the PWM Driver. Or,

Pin #		Pin	I/O	Function
LQF P-48	QFN -32	Name		
				In Class-AB mode: Analog Ground for the Class-AB output.
20	14	SPK-	0	 PWM driver negative output. This SPK- output, together with SPK+ pin, provides a differential output to drive a speaker. During power down this pin is tri-state. Or, can be configured as Class-AB BTL which, together with SPK+ pin, provides a differential voltage output. Or, can be configured as a Class-AB single-ended output.
21	15	VCCSPK	I	Power supply for speaker driver.
22		NC		This pin should be left unconnected.
23		NC		This pin should be left unconnected.
24		NC		This pin should be left unconnected.
25	16	INTB / GPIO3	0	Active low interrupt request pin. This pin is an open-drain output. Can be configured as GPIO3.
26	17	RDY/ BSYB / GPIO2	0	An output pin to report the status of data transfer on the SPI interface. "High" indicates that ISD3800 is ready to accept new SPI commands or data. Can be configured as GPIO2.
27	18	RESET	I	Applying power to this pin will reset the chip. (A high pulse of 50ms or more will reset the chip.)
28	29	FDO	0	Serial data output of the external serial flash interface. Connects to data input (DI) of external serial flash.
29	20	FCLK	0	Serial data CLK of the external serial flash interface.
30	21	FDI	I	Serial data input to external serial flash interface. Connects to data output (DO) of external flash memory.
31	22	FCSB	0	Chip Select Bar of the external serial flash interface.
32	23	VCCF	0	Digital power supply for the external flash memory. A minimum 1uF capacitor with low ESR<0.5OHM should be connected to this pin for supply decoupling and stability. Refer to the application diagram.
33		VCCF	0	Digital power supply for the external flash memory. A minimum 1uF capacitor with low ESR<0.5OHM should be connected to this pin for supply decoupling and stability. Refer to the application diagram.
34	24	V _{CCFS}	Ι	Digital power supply for the inbuilt voltage regulator for the external flash memory. A 0.1uF capacitor should be connected to this pin for supply decoupling and stability. Refer to the application diagram.
35		XTALOU T	0	Crystal interface output pin.
36	25	XTALIN	Ι	The CLK_CFG register determines one of the following three configurations: (1) A crystal or resonator connected between the XTALOUT and XTALIN pins. (2) A resistor connected to GND as a reference current to the internal oscillator and left the XTALOUT unconnected. (3) An external clock input to the device and left the XTALOUT unconnected.

Pin #		Pin	I/O	Function
LQF P-48	QFN -32	Name		
37		NC		This pin should be left unconnected.
38		NC		This pin should be left unconnected.
39		NC		This pin should be left unconnected.
40		NC		This pin should be left unconnected.
41		NC		This pin should be left unconnected.
42	26	Aux-out	0	Aux Out. This pin is an analog voltage output. If AUXOUT is not used, this pin should be left unconnected.
43	27	V _{CCA}	I	Analog power supply pin.
44	28	Vssa	I	Analog ground pin.
45	29	V _{MID}	0	Middle voltage reference for the swing of analog/digital audio outputs. A 4.7uF capacitor should be connected to this pin for supply decoupling and stability.
46		NC		This pin should be left unconnected.
47	30	Aux-in	I	Auxiliary input with the gain set by SPI command If Aux-in is not used, this pin should be left unconnected.
48	31	NC		This pin should be left unconnected.

6 ELECTRICAL CHARACTERISTICS

6.1 ABSOLUTE MAXIMUM RATINGS

DESCRIPTION	SYMBOL	CONDITION	MIN	МАХ	UNIT S
DC Power Supply	VCCD VCCD - VSSD -C		-0.3	+6.0	V
	V _{CCA}	$V_{CCA} - V_{SSA}$	-0.3	+6.0	V
	VCCSPK	VCCSPK – VSSSPK	-0.3	+6.0	V
Digital Input Voltage	DV _{IN}	DV_{IN} - V_{SSD}	$V_{\text{SSD}}-0.3$	$V_{CCD} + 0.3$	V
Analog Input Voltage	AV _{IN}	AV _{IN} - V _{SSA}	$V_{\text{SSA}} - 0.3$	V _{CCA} + 0.3	V
Junction Temperature	TJ	-	-40	+125	°C
Storage Temperature	T _{st}	-	-65	+150	°C

CAUTION: Do not operate at or near the maximum ratings listed for extended period of time. Exposure to such conditions may adversely influence product reliability and result in failures not covered by warranty. These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

6.2 **OPERATING CONDITIONS**

CONDITIONS	VALUES
Operating temperature range (Case temperature)	-40°C to +85°C
Digital Supply voltage (V _{CCD}) ^[1]	+2.7V to +5.5V
Digital Ground voltage (V _{SSD}) ^[2]	0V
Analog Supply voltage (V _{CCA}) ^[3]	+2.7V to +5.5V
Analog Ground voltage (V _{SSA}) ^[2]	0V
Speaker Supply voltage (V _{CCSPK}) ^[3]	+2.7V to +5.5V
Speaker Ground voltage (VSSSPK) ^[2]	0V
Flash Source Supply voltage (V _{CCFS}) $^{[4]}$ – to regulate V _{CCF}	+2.7V to +5.5V
Flash Source Supply voltage (V _{CCFS}) $^{[4]}$ – tied to V _{CCF}	+2.25V to +3.6V
Flash Supply voltage - (V_CCF) $^{[4]}-$ regulated from V_CCFS	+2.4V to +3.0V
Flash Supply voltage - (V _{CCF}) $^{[4]}$ – tied to V _{CCFS}	+2.25V to +3.6V

NOTES:

 $^{[1]}V_{\text{CCD}}$ 2.7 \sim 5.5V; No restrictions with respect to V_{CCA} and V_{\text{CCSPK}}.

 $^{[2]}V_{SSD} = V_{SSA} = V_{SSSPK}$

^[3] In Class-AB mode: V_{CCSPK} must equal V_{CCA}. Otherwise: V_{CCSPK} ≥ V_{CCA}.

^[4] If V_{CCFS} is guaranteed to be below 3.6V (or upper flash supply limit), then V_{CCF} should be tied to V_{CCFS}.







6.3 DC PARAMETERS

PARAMETER	SYMBO L	MIN	TYP. ^[1]	МАХ	UNITS	CONDITIONS
Digital Supply Voltage	VCCD	2.7		5.5	V	
Analog Supply Voltage	Vcca	2.7		5.5	V	
Speaker Supply Voltage	VCCSPK	2.7		5.5	V	
Flash Source	Maaaa	2.7		5.5	V	to regulate V _{CCF}
Supply Voltage	VCCFS	2.25		3.6	v	tied to V _{CCF}
Flash Supply			V _{CCFS} - 0.3			regulated from V _{CCFS} $V_{CCFS} = 2.7 \sim 3.3V$
Voltage (refer to Figure 6-1)	VCCF		3.0		V	regulated from V _{CCFS} V _{CCFS} = $3.3 \sim 5.5V$
		2.25		3.6		tied to V _{CCFS}
Input Low Voltage	VIL	V _{SSD} -0.3		0.3xVcc	V	
Input High Voltage	VIH	0.7xV _{CCD}		VCCD	V	
Output Low Voltage	Vol	V _{SSD} -0.3		0.3xVcc	V	I _{OL} = 1mA
Output High Voltage	V _{OH}	$0.7 x V_{CCD}$		V _{CCD}	V	I _{OH} = -1mA
INTB Output Low Voltage	V _{OH1}			0.4	V	
Playback Current	IDD_Playbac k			30	mA	No load
Standby Current	I _{SB}		1	10	μA	$V_{CCD} = 3.0v$
Input Leakage Current	IIL	-1		+1	μA	Force V _{CCD}

Notes: [1] Conditions V_{CCD}=V_{CCA}=V_{CCSPK}=V_{CCFS}=3V, T_A=25°C unless otherwise stated

6.4 AC PARAMETER

6.4.1 Internal Oscillator

Parameter	Symbol	Min	Тур.	Max	Unit	CONDITION
Internal oscillator with internal reference	FINT	-1%	2.048 MHz	+1%	MHz	V _{CCD} = 3.3V. At room temperature.
Internal oscillator with external reference	FEXT	-2%	2.048 MHz	+2%	MHz	With $\pm 1\%$ precision resistor, 80kohm. V _{CCD} = 3.3V. At room temperature.

6.4.2 Input

AUX-IN:

Conditions: VCCD = 3.3V, VCCA = VCCSPK, MCLK = 16.384MHz, TA = +25°C, 1kHz signal

Parameter	Symbol	Min	Тур.	Max	Unit	CONDITION			
Auxiliary Analog Inputs (AUXIN)									
Full scale input signal ¹		Gain = 0dB		1.0		Vrms			
				0		dBV			
AUX Programmable gain			0		9	dB			
AUX programmable gain step size		Guaranteed Monotonic		3		dB			
Input resistance	Raux_in	Aux direct-to-out path, only Input gain = +9.0dB Input gain = +6.0dB Input gain = +3.0dB		21 27 33 40		kΩ kΩ kΩ			
		input gain = 0dB							
Aux-in Gain Accuracy	AAUX(GA)		-0.5dB		+0.5dB	dB			

Note: VCCA = VCCSPK=3.3V or VCCA = VCCSPK=5.0V

6.4.3 Output

AUX-OUT

Conditions: V_{CCD} = 3.3V, V_{CCA} = V_{CCSPK} = 5V, 16KHz Sample rate, PCM12, T_A = +25°C, 1kHz signal

Parameter	Symbol	Comment/Condition	Min Typ. Max			Unit			
Digital to Analog Converter (DAC) driving AUXOUT with 5k Ω / 100pF load									
Full-scale output ¹		Gain paths all at 0dB gain		V _{CCA} / 3	.3	Vrms			
Signal-to-noise ratio	SNR	A-weighted		85		dB			
Total harmonic distortion ²	THD+N	R∟ = 5kΩ; full-scale signal A- weighted		-80		dB			

Conditions: V_{CCD} = 3.3V, V_{CCA} = V_{CCSPK} = 3.3V, 16KHz Sample rate, PCM12, T_A = +25°C, 1kHz signal

Parameter	Symbol	Comment/Condition	Min Typ. Max			Unit		
Digital to Analog Converter (DAC) driving AUXOUT with 5k Ω / 100pF load								
Full-scale output ¹		Gain paths all at 0dB gain	V _{CCA} / 3.3			V _{rms}		
Signal-to-noise ratio	SNR	A-weighted		80		dB		
Total harmonic distortion ²	THD+N	$R_L = 5k\Omega$; full-scale signal A- weighted		-77		dB		

PWM OUTPUT

Conditions: $V_{CCD} = 3.3V$, $V_{CCA} = V_{CCSPK} = 5V$, 16KHz Sample rate, PCM12, $T_A = +25^{\circ}C$, 1kHz signal, 8 Ω load

Parameter	Symbol	Comment/Condition	Min	Тур.	Max	Unit
Signal-to-noise ratio ³	SNR	A-weighted + Class D Filter		65		dB
Total harmonic distortion ²	THD	A-weighted + Class D Filter		-40		dB
Efficiency	Ерwм	8Ω bridge-tied-load		85		%

Conditions: $V_{CCD} = 3.3V$, $V_{CCA} = V_{CCSPK} = 3.3V$, 16KHz Sample rate, PCM12, $T_A = +25^{\circ}C$, 1kHz signal, 8Ω load

Parameter	Symbol	Comment/Condition	Min	Тур.	Max	Unit
Signal-to-noise ratio ³	SNR	A-weighted + Class D Filter		65		dB
Total harmonic distortion ²	THD	A-weighted + Class D Filter		-40		dB
Efficiency	Ерwм	8Ω bridge-tied-load		80		%

CLASS-AB BTL OUTPUT

Conditions: $V_{CCD} = 3.3V$, $V_{CCA} = V_{CCSPK} = 5V$, 16KHz Sample rate, PCM12, $T_A = +25^{\circ}C$, 1kHz signal, 8 Ω load

Parameter	Symbol	Comment/Condition	Min	Тур.	Max	Unit
Full scale output ¹		Gain paths all at 0dB gain		V _{CCA} / 3.	3	Vrms
Signal-to-noise ratio	SNR	A-weighted		90		dB
Total harmonic distortion ²	THD	A-weighted		-60		dB
Efficiency	E _{AB}	8Ω bridge-tied-load		50		%

Conditions: $V_{CCD} = 3.3V$, $V_{CCA} = V_{CCSPK} = 3.3V$, 16KHz Sample rate, PCM12, $T_A = +25^{\circ}C$, 1kHz signal, 8Ω load

Parameter	Symbol	Comment/Condition	Min	Тур.	Max	Unit
Full scale output ¹		Gain paths all at 0dB gain		V _{CCA} / 3.	3	Vrms
Signal-to-noise ratio	SNR	A-weighted		84		dB
Total harmonic distortion ²	THD	A-weighted		-60		dB
Efficiency	EAB	8Ω bridge-tied-load		50		%

Notes

- 1. Full Scale is relative to the magnitude of VCCA and can be calculated as FS = VCCA/3.3.
- 2. Distortion is measured in the standard way as the combined quantity of distortion products plus noise. The signal level for distortion measurements is at 3dB below full scale, unless otherwise noted.
- 3. SNR measured with a -100dbFS signal at input.

SPEAKER OUTPUT POWER

Conditions: V_{CCD} = 3.3V, 16KHz sample rate, 12bit PCM, T_A = +25°C, 1kHz signal

Parameter	Symbol	mode	Min	Тур	Max	Unit	Comment/Condition ^[1]
				260		mW	@ 3.3V, Load 8Ω, 1% THD
				640		mW	@ 5.0V, Load 8Ω, 1% THD
		Class-D		770		mW	@ 5.5V, Load 8Ω, 1% THD
		PWM		335		mW	@ 3.3V, Load 4Ω, 10% THD
				840		mW	@ 5.0V, Load 4Ω, 10% THD
Output	D			1.00		W	@ 5.5V, Load 4Ω, 10% THD
Power	POUT_SPK			255		mW	@ 3.3V, Load 8Ω, 0.3% THD
				610		mW	@ 5.0V, Load 8Ω, 0.3% THD
		Class-AB BTL		750		mW	@ 5.5V, Load 8Ω, 0.3% THD
				330		mW	@ 3.3V, Load 4Ω, 10% THD
				800		mW	@ 5.0V, Load 4Ω, 10% THD
				950		mW	@ 5.5V, Load 4Ω, 10% THD

Note:

1. VCCA=VCCSPK.

6.4.4 SPI Timing



Figure 6-2 SPI Timing

SYMBOL	DESCRIPTION	MIN	ТҮР	MAX	UNIT
Т _{SCK}	SCLK Cycle Time	60			ns
Тѕскн	SCLK High Pulse Width	25			ns
TSCKL	SCLK Low Pulse Width	25			ns
T _{RISE}	Rise Time for All Digital Signals			10	ns
TFALL	Fall Time for All Digital Signals			10	ns
T _{SSBS}	SSB Falling Edge to 1 st SCLK Falling Edge Setup Time	30			ns
Т _{SSBH}	Last SCLK Rising Edge to SSB Rising Edge Hold Time	30ns		50us	
Т _{SSBHI}	SSB High Time between SSB Lows	20			ns
Т _{моs}	MOSI to SCLK Rising Edge Setup Time	15			ns
Тмон	SCLK Rising Edge to MOSI Hold Time	15			ns
T _{ZMID}	Delay Time from SSB Falling Edge to MISO Active			12	ns
T _{MIZD}	Delay Time from SSB Rising Edge to MISO Tri-state			12	ns
T _{MID}	Delay Time from SCLK Falling Edge to MISO			12	ns
T _{CRBD}	Delay Time from SCLK Rising Edge to RDY/BSYB Falling Edge			12	ns
TRBCD	Delay Time from RDY/BSYB Rising Edge to SCLK Falling Edge	0			ns

ISD3800

6.4.5 I²S Timing



Figure 6-3 I²S Timing

SYMBOL	DESCRIPTION	MIN	ТҮР	MAX	UNIT
Тѕск	IS_SCK Cycle Time	60			ns
Тѕскн	IS_SCK High Pulse Width	25			ns
T _{SCKL}	IS_SCK Low Pulse Width	25			ns
T _{RISE}	Rise Time for All Digital Signals			10	ns
TFALL	Fall Time for All Digital Signals			10	ns
Twss	WS to IS_SCK Rising Edge Setup Time	20			ns
Twsн	IS_SCK Rising Edge to IS_WS Hold Time	20			ns
T _{SDIS}	IS_SDI to IS_SCK Rising Edge Setup Time				ns
T _{SDIH}	IS_SCK Rising Edge to IS_SDI Hold Time	15			ns
TSDOD	Delay Time from IS_SCLK Falling Edge to IS_SDO			12	ns

ISD3800





Figure 7-1 ISD3800 Application Diagram – VCCF is regulated internally from VCCFS

ISD3800



Figure 7-2 ISD3800 Application Diagram - VCCF is tied to VCCFS

8 SPACKAGE SPECIFICATION

8.1 48 LEAD LQFP(7x7x1.4MM FOOTPRINT 2.0MM)



Controlling dimension : Willimeters

Symbol	Dimen dan in Inch			Dimendan in mm			
Symbol	Min	Nom	Max	Min	Nom	Max	
A	-	1 	0063			1.60	
A1	0.002	10004	0.006	0.05	0.10	0.15	
A 2	0.053	0.055	0.057	1.35	1.40	1.45	
b	0.006	0.008	0.010	0.15	0.20	0.25	
C	10004	0.006	0.005	0.10	0.15	0.20	
D	0.272	0.276	0.280	6.90	7.00	7.10	
E	0.272	0.276	0.280	690	7.00	7.10	
e	0.014	0.020	0.026	0.35	0.50	0.65	
Ho	0.350	0.354	0.358	890	900	9.10	
HE	0.350	0.354	0,358	890	900	9.10	
L	0.018	0.024	0.030	0.45	0.60	0.75	
L	- 	0.039	-	3—J	1.00	0	
Y	3 - 51		0.004	<u> </u>	-	0.10	
8	0'		7 '	0'		7 '	

ISD3800

8.2 32 LEAD QFN (5X5 MM^2, THICKNESS 0.8MM, PITCH 0.5 MM)

TOP VIEW





k



SYMBOL	DI	MENSION (MM)	l	D	IMENSIO (INCH)	N	
STRIBUL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	0.70	0.75	0.80	0.0275	0.0295	0.0315	
A1	0	0.02	0.05	0	0.001	0.002	
A3		0.20 REF			0.008 REF		
b	0.18	0.25	0.30	0.007	0.010	0.012	
D		5.00 BSC		0.197 BSC			
D2	2.60	2.70	2.80	0.1024	0.1063	0.1102	
E		5.00 BSC	0.197 BSC				
E2	2.60	2.70	2.80	0.1024	0.1063	0.1102	
e	0.50 BSC			0.0197 BSC			
L	0.30	0.40	0.50	0.012	0.016	0.020	
у		0.10			0.0039		



9 ORDERING INFORMATION



Part Number	Duration	Package	Temperature	Notes
13800FYI	Ext. Flash 128Mbit / 64 Minutes	48L-LQFP	-40°C to 85°C	
I3800FYIR	Ext. Flash 128Mbit / 64 Minutes	48L-LQFP	-40°C to 85°C	
		Tape & Reel		
I3800YYI	Ext. Flash 128Mbit / 64 Minutes	32L-QFN	-40°C to 85°C	
13800YYIR	Ext. Flash 128Mbit / 64 Minutes	32L-QFN	-40°C to 85°C	
		Tape & Reel		

10 REVISION HISTORY

Version	Date	Description
1.0	Aug 23, 2013	Add internal oscillator characteristics.
1.1	July 13, 2016	Add storage temperature.
1.2	Aug 1,2016	Add absolute maximum ratings.
		Add Talarm temperature threshold typical value.
1.3	Mar 29, 2020	Document Format Update
1.4	May 11, 2020	Add QFN32 Package
1.5	Jun 15, 2021	Update Ordering Information
		Update output power
		Remove buzzer description



Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.