

CY62167G Automotive

16-Mbit (1M Words × 16-Bit) Static RAM with Error-Correcting Code (ECC)

Features

- AEC-Q100 qualified
- Ultra-low standby power
- Typical standby current: 5.5 μA
- Maximum standby current: 75 μA
- High speed: 45 ns / 55 ns
- Embedded error-correcting code (ECC) for single-bit error correction
- Temperature Ranges:
 - ☐ Automotive-A: -40 °C to +85 °C ☐ Automotive-E: -40 °C to +125 °C
- Operating voltage range: 2.2 V to 3.6 V
- 1.0-V data retention
- TTL-compatible inputs and outputs
- Available in Pb-free 48-ball VFBGA and 48-pin TSOP I packages

Functional Description

CY62167G is high-performance CMOS low-power (MoBL) SRAM devices with embedded ECC. This device is offered in dual chip-enable.

Devices with dual chip-enable are accessed by asserting both chip-enable inputs – CE_1 as LOW and CE_2 as HIGH.

 $\underline{\mathsf{Data}}$ writes are performed by asserting the Write Enable input (WE) LOW, and providing the data and address on device data (I/O₀ through I/O₁₅) and address (A₀ through A₁₉) pins respectively. The Byte High/Low Enable (BHE, BLE) inputs control byte writes, and write data on the corresponding I/O lines

to the memory location specified. BHE controls I/O $_8$ through I/O $_{15:}$ BLE controls I/O $_0$ through I/O $_7$.

Data reads are performed by asserting the Output Enable (OE) input and providing the required address on the address lines. Read data is accessible on I/O lines (I/O $_0$ through I/O $_{15}$). Byte accesses can be performed by asserting the required byte enable signal (BHE, BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O $_0$ through $\underline{I/O}_{15}$) are placed in a HI-Z state when the device is deselected (CE $_1$ HIGH / CE $_2$ LOW for dual chip-enable

device), or control signals are de-asserted (\overline{OE} , \overline{BLE} , and \overline{BHE}).

These devices also have a unique "Byte Power down" feature

where if both the Byte Enables (\overline{BHE} and \overline{BLE}) are disabled, the devices seamlessly switches to standby mode irrespective of the state of the chip enable(s), thereby saving power.


The CY62167G device is available in a Pb-free 48-ball VFBGA and 48-pin TSOP I packages. The device in the 48-pin TSOP I package can also be configured to function as a 2M words × 8 bit device. The logic block diagram is on page 2. Refer to Pin Configurations on page 4 and the associated footnotes for details.

Note

This device does not support automatic write-back on error detection.



Logic Block Diagram - CY62167G



CY62167G Automotive



Contents

Pin Configurations	4
Product Portfolio	
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table - CY62167G	

Ordering Information	14
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	19
Cypress Developer Community	
Technical Support	



Pin Configurations

Figure 1. 48-ball VFBGA pinout [2] CY62167G




Figure 2. 48-pin TSOP I pinout (Dual Chip Enable without ERR) - CY62167G [2, 3]



Product Portfolio

					Power Dissipation					
Product	Range	V _{CC} Range (V) Speed (ns)		Operating I _{CC} , (mA), f = f _{max}		Standby,	I _{SB2} (µA)			
			(,	Typ ^[4]	Max	Typ ^[4]	Max			
CY62167G30	Automotive-E	2.2 V-3.6 V	55	29.0	40.0	5.5	75.0			
	Automotive-A		45	29.0	36.0	5.5	16.0			

- 2. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
- 3. The BYTE pin in the 48-pin TSOP I package must be tied to V_{CC} to use the device as a 1<u>M × 16 SR</u>AM. The 48-pin TSOP I package can also be used as a 2M × 8 SRAM by tying the BYTE signal to V_{SS}. In the 2 M × 8 configuration, pin 45 is A20, while BHE, BLE and I/O₈ to I/O₁₄ pins are not used.
- 4. Indicates the value for the center of Distribution at 3.0 V, 25 °C and not 100% tested.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to + 150 °C Ambient temperature Supply voltage to ground potential ^[5]-0.5 V to V_{CC} + 0.5 V

Output current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>140 mA

Operating Range

Grade	Ambient Temperature	V _{CC}
Automotive-E	–40 °C to +125 °C	2.2 V to 3.6 V
Automotive-A	–40 °C to +85 °C	

DC Electrical Characteristics

Over the Operating Range

Parameter	Dagar	intion	Toot Conditio		55 ns	(Auto	motive-E)	45 ns	Unit		
Parameter	N				Min	Typ ^[6]	Max	Min	Typ ^[6]	Max	Unit
V _{OH}	Output HIGH	2.2 V to 2.7 V	V_{CC} = Min, I_{OH} = -0.1 mA			_	_	2.0	-	_	V
	voltage	2.7 V to 3.6 V	V_{CC} = Min, I_{OH} = -1.0	mA	2.4	_	_	2.4	-	_	
V_{OL}	Output LOW	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 0.1 m	ıΑ	-	_	0.4	_	-	0.4	V
	voltage	2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 2.1 m	ıΑ	-	_	0.4	_	-	0.4	
V _{IH}	Input HIGH	2.2 V to 2.7 V	_		1.8	_	$V_{CC} + 0.3$	1.8	_	$V_{CC} + 0.3$	V
	voltage ^[5]	2.7 V to 3.6 V			2.0	_	$V_{CC} + 0.3$	2.0	-	$V_{CC} + 0.3$	
V _{IL}	Input LOW	2.2 V to 2.7 V	_		-0.3	_	0.6	-0.3	_	0.6	V
	voltage ^[5]	2.7 V to 3.6 V	_		-0.3	_	0.8	-0.3	_	0.8	
I _{IX}	Input leakage	current	GND ≤ V _{IN} ≤ V _{CC}		-4.0	_	+4.0	-1.0	_	+1.0	μА
I _{OZ}	Output leakag	e current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \text{Output} \\ \text{disabled} \end{array}$		-4.0	-	+4.0	-1.0	_	+1.0	μΑ
I _{CC}	V _{CC} operating	supply	V _{CC} = Max,	$f = f_{MAX}$	_	29.0	40.0	_	29.0	36.0	mA
	current		I _{OUT} = 0 mA, CMOS levels	f=1 MHz	_	7.0	18.0	-	7.0	9.0	mA
I _{SB1} ^[7]	Automatic pov current – CM0 V _{CC} = 2.2 to 3	OS inputs;	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or (}$ or (BHE and BLE) $\ge \text{V}_{\text{OC}}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, V}_{\text{IN}}$ $f = f_{\text{max}}$ (address and of $f = 0$ (OE, and $\overline{\text{WE}}$), V_{CC}	_{CC} − 0.2 V, <u><</u> 0.2 V, lata only),	_	5.5	75.0	-	5.5	16.0	μА
I _{SB2} ^[7]	Automatic pov current – CM0 V _{CC} = 2.2 to 3	OS inputs;	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{V or C}$ or (BHE and BLE) $\ge \text{V}_{\text{IN}} $ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or V}$ $\text{f} = 0, \text{V}_{\text{CC}} = \text{V}_{\text{CC}(\text{max})}$	E ₂ ≤ 0.2 V CC - 0.2 V,	_	5.5	75.0	-	5.5	16.0	μΑ

- N_{IL(min)} = -2.0 V and V_{IH(max)} = V_{CC} + 2 V for pulse durations of less than 20 ns.
 Indicates the v<u>alue</u> for the center of <u>Distribution</u> at 3.0 V, 25 °C and not 100% tested.
 Chip enables (CE₁ and CE₂) and BHE, BLE and BYTE must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance


Parameter [8]	Description	cription Test Conditions					
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF			
C _{OUT}	Output capacitance		10	pF			

Thermal Resistance

Parameter [8]	Description	Test Conditions	48-ball VFBGA	48-pin TSOP I	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	31.50	57.99	°C/W
Θ _{JC}	Thermal resistance (junction to case)		15.75	13.42	°C/W

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms



Parameters	3.0 V	Unit
R1	317	Ω
R2	351	Ω
V _{HIGH}	3.0	V

Note

^{8.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	55 ns (Automo	tive-E)	45 ns (Unit		
Parameter	Description	Conditions	Min	Typ [9]	Max	Min	Typ [9]	Max	Unit
V_{DR}	V _{CC} for data retention		1	_	_	1	_	_	V
I _{CCDR} ^[10]	Data-retention current	$ \begin{array}{l} 2.2 \ \text{V} < \text{V}_{\text{CC}} \leq 3.6 \ \text{V} \\ \hline \text{CE}_1 \geq \text{V}_{\text{CC}} - 0.2 \ \text{V} \ \text{or} \ \text{CE}_2 \leq 0.2 \ \text{V} \\ \text{or} \ (\text{BHE} \ \text{and} \ \overline{\text{BLE}}) \geq \text{V}_{\text{CC}} - 0.2 \ \text{V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V} \ \text{or} \ \text{V}_{\text{IN}} \leq 0.2 \ \text{V} \\ \end{array} $	_	5.5	75.0	_	5.5	16.0	μА
t _{CDR} ^[11]	Chip deselect to data-retention time		0	-	-	0	-	-	_
t _R ^[12]	Operation-recovery time		55	_	-	45	_	_	ns

Data Retention Waveform

Figure 4. Data-Retention Waveform [13]



- 9. Indicates the value for the center of distribution at 3.0 V, 25°C and not 100% tested.

 10. Chip enables (CE₁ and CE₂) and BYTE must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

 11. Tested initially and after any design or process changes that may affect these parameters.

 12. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.

 13. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Parameter [14]	December 1	55 ns (Aut	tomotive-E)	45 ns (Aut	omotive-A)	I I m!4
Parameter	Description	Min	Max	Min	Max	Unit
Read Cycle		•	•		1	
t _{RC}	Read cycle time	55	_	45	_	ns
t _{AA}	Address to data valid	_	55	_	45	ns
t _{OHA}	Data hold from address change	10	-	10	-	ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid / CE LOW	_	55	_	45	ns
t _{DOE}	OE LOW to data valid / OE LOW	_	25	_	22	ns
t _{LZOE}	OE LOW to Low Z [15]	5	-	5	-	ns
t _{HZOE}	OE HIGH to High Z [15, 16]	_	20	_	18	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low Z [15]	10	-	10	-	ns
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High Z [15, 16]	_	20	_	18	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power-up	0	_	0	-	ns
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power-down	_	55	_	45	ns
t _{DBE}	BLE / BHE LOW to data valid	_	55	_	45	ns
t _{LZBE}	BLE / BHE LOW to Low Z [15]	5	_	5	-	ns
t _{HZBE}	BLE / BHE HIGH to High Z [15, 16]	_	20	_	18	ns
Write Cycle [17]						
t _{WC}	Write cycle time	55	_	45	-	ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	40	_	35	-	ns
t _{AW}	Address setup to write end	40	_	35	-	ns
t _{HA}	Address hold from write end	0	_	0	-	ns
t _{SA}	Address setup to write start	0	_	0	-	ns
t _{PWE}	WE pulse width	40	_	35	-	ns
t _{BW}	BLE / BHE LOW to write end	40	_	35	-	ns
t _{SD}	Data setup to write end	25	_	25	-	ns
t _{HD}	Data hold from write end	0	_	0	_	ns
t _{HZWE}	WE LOW to High Z [15, 16]	_	20	_	18	ns
t _{LZWE}	WE HIGH to Low Z [15]	10	_	10	_	ns

^{14.} Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3 V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified otherwise.

^{15.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZCE}, t_{HZDE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.

16. t_{HZOE}, t_{HZDE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

17. The internal write time of the memory is defined by the overlap of WE = V_{IL}, OE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write. Any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.



Switching Waveforms

Figure 5. Read Cycle No. 1 of CY62167G (Address Transition Controlled) [18, 19]





Figure 6. Read Cycle No. 2 (OE Controlled) [19, 20, 21]




- 18. The device is continuously selected. $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$, \overline{BHE} or \overline{BLE} or both $= V_{IL}$.
- 19. WE is HIGH for read cycle.
- 20. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH.
- 21. Address valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) [22, 23, 24]



^{22.} $\underline{\text{For}}$ all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and CE_2 . When $\overline{\text{CE}}_1$ is LOW and CE_2 is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or CE_2 is LOW, CE is HIGH.


^{23.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{24.} Data I/O is in HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled) [25, 26, 27]



^{25.} Eq. all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, $\overline{\text{CE}}_1$ is HIGH.


^{26.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{27.} Data I/O is in high impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.



Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (BHE/BLE Controlled, OE LOW) [28, 29, 30]



^{28.} For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH.

^{29.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{30.} Data I/O is in high impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.



Truth Table - CY62167G

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X ^[31]	Х	Х	Х	Х	HI-Z	Deselect/Power-down	Standby (I _{SB})
X ^[31]	L	Χ	Х	Х	Х	HI-Z	Deselect/Power-down	Standby (I _{SB})
X ^[31]	X ^[31]	Х	Х	Н	Н	HI-Z	Deselect/Power-down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (I/O ₀ -I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data Out (I/O ₀ -I/O ₇); HI-Z (I/O ₈ -I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	HI-Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	Н	Х	Х	HI-Z	Output disabled	Active (I _{CC})
L	Н	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); HI-Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	HI-Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})


Note
31. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62167G30-55BVXE	51-85150	51-85150 48-ball VFBGA (6 × 8 × 1 mm) (Pb-free), Package Code: BZ48	
	CY62167G30-55BVXET			
	CY62167G30-55ZXE	51-85183	48-pin TSOP I (12 × 18.4 × 1 mm) (Pb-free), Package Code: Z48A	
	CY62167G30-55ZXET			
45	CY62167G30-45ZXA	51-85183	48-pin TSOP I (12 × 18.4 × 1 mm) (Pb-free),	Automotive-A
	CY62167G30-45ZXAT		Package Code: Z48A	
	CY62167G30-45BVXA	51-85150	48-ball VFBGA (6 × 8 × 1 mm) (Pb-free),	
	CY62167G30-45BVXAT		Package Code: BZ48	


Ordering Code Definitions





Package Diagram

Figure 10. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150




NOTE:

51-85150 *H



Package Diagram (continued)

Figure 11. 48-pin TSOP I (18.4 × 12 × 1.2 mm) Package Outline, 51-85183



SYMBOL	DIMENSIONS		
STIVIBOL	MIN.	NOM.	MAX.
Α	_	_	1.20
A1	0.05	-	0.15
A2	0.95	1.00	1.05
b1	0.17	0.20	0.23
b	0.17	0.22	0.27
c1	0.10	_	0.16
С	0.10	_	0.21
D	20.00 BASIC		
D1	18.40 BASIC		
Е	12.00 BASIC		
е	0.50 BASIC		
L	0.50	0.60	0.70
θ	0°	_	8
R	0.08	_	0.20
N	48		

1. DIMENSIONS ARE IN MILLIMETERS (mm).

 $\stackrel{\frown}{2}$ PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.

TO BE DETERMINED AT THE SEATING PLANE SOLUTION OF THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.

DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF 6 DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE

DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 *F



Acronyms

Acronym	Description		
BHE	byte high enable		
BLE	byte low enable		
CE	chip enable		
CMOS	complementary metal oxide semiconductor		
I/O	input/output		
OE	output enable		
SRAM	static random access memory		
VFBGA	very fine-pitch ball grid array		
WE	write enable		

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	Degrees Celsius
MHz	megahertz
μΑ	microamperes
μS	microseconds
mA	milliamperes
mm	millimeters
ns	nanoseconds
Ω	ohms
%	percent
pF	picofarads
V	volts
W	watts



Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*C	5083752	NILE	01/13/2016	Changed status from Preliminary to Final.
*D	5130998	NILE	02/12/2016	Updated Logic Block Diagram – CY62167G. Updated Pin Configurations: Added Note 3 and referred the same note in Figure 2. Updated DC Electrical Characteristics: Updated Note 7. Updated Data Retention Characteristics: Updated Note 10.
*E	5555173	VINI	01/18/2017	Updated Features: Added "AEC-Q100 qualified". Updated Maximum Ratings: Updated Note 5 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Replaced "55 ns (Automotive-E)" with "45 ns (Automotive-A)" in column heading. Replaced "55 ns (Automotive-A)" with "55 ns (Automotive-E)" in column heading. Changed minimum value of V _{OH} parameter from 2.2 V to 2.4 V corresponding to Operating Range "2.7 V to 3.6 V". Changed minimum value of V _{IH} parameter from 2.0 V to 1.8 V corresponding to Operating Range "2.2 V to 2.7 V". Updated Ordering Information: Updated part numbers. Updated Package Diagram: spec 51-85183 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review.
*F	5725191	NILE	05/03/2017	Updated DC Electrical Characteristics: Fixed typo in values of I_{IX} and I_{OZ} parameters (both "Min" and "Max" columns Fixed typo in values of I_{SB1} and I_{SB2} parameters (only "Max" column). Updated Data Retention Characteristics: Fixed typo in values of I_{CCDR} parameter (only "Max" column). Updated to new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2013–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-84902 Rev. *F Revised May 3, 2017 Page 19 of 19