National
Semiconductor **ADC10D1000/ADC10D1500**

Low Power, 10-Bit, Dual 1.0/1.5 GSPS or Single 2.0/3.0 GSPS ADC

1.0 General Description

The ADC10D1000/1500 is the latest advance in National's Ultra-High-Speed ADC family. This low-power, high-performance CMOS analog-to-digital converter digitizes signals at 10-bit resolution for dual channels at sampling rates of up to 1.0/1.5 GSPS (Non-DES Mode) or for a single channel up to 2.0/3.0 GSPS (DES Mode). The ADC10D1000/1500 achieves excellent accuracy and dynamic performance while dissipating less than 2.8/3.6 Watts. The product is packaged in a leaded or lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of -40° C to $+85^{\circ}$ C.

The ADC10D1000/1500 builds upon the features, architecture and functionality of the 8-bit GHz family of ADCs. An expanded feature set includes AutoSync for multi-chip synchronization, 15-bit programmable gain and 12-bit plus sign programmable offset adjustment for each channel. The improved internal track-and-hold amplifier and the extended self-calibration scheme enable a very flat response of all dynamic parameters beyond Nyquist, producing 9.1/9.0 Effective Number of Bits (ENOB) with a 100 MHz input signal and a 1.0/1.5 GHz sample rate while providing a 10-18 Code Error Rate (CER) Dissipating a typical 2.77/3.59 Watts in Non-Demultiplex Mode at 1.0/1.5 GSPS from a single 1.9V supply, this device is guaranteed to have no missing codes over the full operating temperature range.

Each channel has its own independent DDR Data Clock, DCLKI and DCLKQ, which are in phase when both channels are powered up, so that only one Data Clock could be used to capture all data, which is sent out at the same rate as the input sample clock. If the 1:2 Demux Mode is selected, a second 10-bit LVDS bus becomes active for each channel, such that the output data rate is sent out two times slower to relax data-capture timing requirements. The part can also be used as a single 2.0/3.0 GSPS ADC to sample one of the I or Q inputs. The output formatting can be programmed to be offset binary or two's complement and the Low Voltage Differential Signaling (LVDS) digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V to allow for power reduction for well-controlled back planes.

2.0 Features

- Excellent accuracy and dynamic performance
- Pin compatible with ADC12D1000/1600/1800
- Low power consumption, further reduced at lower Fs
- Internally terminated, buffered, differential analog inputs
- R/W SPI Interface for Extended Control Mode
- Dual-Edge Sampling Mode, in which the I- and Q-channels sample one input at twice the sampling clock rate
- Test patterns at output for system debug
- Programmable 15-bit gain and 12-bit plus sign offset
- **■** Programmable t_{AD} adjust feature
- 1:1 non-demuxed or 1:2 demuxed LVDS outputs
- AutoSync feature for multi-chip systems
- Single $1.9V \pm 0.1V$ power supply
- 292-ball BGA package (27mm x 27mm x 2.4mm with 1.27mm ball-pitch); no heat sink required

3.0 Key Specifications

(Non-Demux Non-DES Mode, Fs=1.0/1.5 GSPS, Fin = 100 MHz)

- Wideband Communications
- Data Acquisition Systems
- Digital Oscilloscopes

5.0 Ordering Information

If Military/Aerospace specified devices are required, please contract the National Semiconductor Sales Office/Distributors for availability and specifications. IBIS models are available at: http://www.national.com/analog/adc/ ibis_models.

6.0 Block Diagram

FIGURE 1. Simplified Block Diagram

ADC10D1000/1500

Table of Contents

List of Figures

List of Tables

FIGURE 2. ADC10D1000/1500 Connection Diagram

The center ground pins are for thermal dissipation and must be soldered to a ground plane to ensure rated performance. See [Section 17.5 SUPPLY/GROUNDING, LAYOUT AND THERMAL RECOMMENDATIONS](#page-55-0) for more information.

9.0 Absolute Maximum Ratings

([Note 1](#page-24-0), [Note 2](#page-24-0))

10.0 Operating Ratings

([Note 1](#page-24-0), [Note 2](#page-24-0))

TABLE 5. Package Thermal Resistance

Soldering process must comply with National Semiconductor's Reflow Temperature Profile specifications. Refer to www.national.com/packaging. ([Note 5](#page-25-0))

11.0 Converter Electrical Characteristics

The following specifications apply after calibration for V_A = V_{DR} = V_{TC} = V_E = +1.9V; I- and Q-channels, AC-coupled, unused channel terminated to AC ground, FSR Pin = High; C_L = 10 pF; Differential, AC coupled Sine Wave Sampling Clock, f_{CLK} = 1.0/1.5 GHz at 0.5 V_{P-P} with 50% duty cycle (as specified); V_{BG} = Floating; Non-Extended Control Mode; Rext = Rtrim = 3300Ω ± 0.1%; Analog Signal Source Impedance = 100Ω Differential; 1:2 Demultiplex Non-DES Mode; Duty Cycle Stabilizer on. **Boldface limits apply** ${\sf for}$ **T_A = T_{MIN} to T_{MAX}. All other limits T_A = 25°C, unless otherwise noted. ([Note 6](#page-25-0), [Note 7](#page-25-0), [Note 8](#page-25-0), [Note 12](#page-25-0))**

TABLE 6. Static Converter Characteristics

TABLE 7. Dynamic Converter Characteristics

TABLE 8. Analog Input/Output and Reference Characteristics

TABLE 9. I-Channel to Q-Channel Characteristics

TABLE 10. Sampling Clock Characteristics

TABLE 11. Digital Control and Output Pin Characteristics

TABLE 12. Power Supply Characteristics

TABLE 13. AC Electrical Characteristics

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. There is no guarantee of operation at the Absolute Maximum Ratings. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

<code>Note 2:</code> All voltages are measured with respect to GND = GND $_{\rm TC}$ = GND $_{\rm DR}$ = GND $_{\rm E}$ = 0V, unless otherwise specified.

Note 3: When the input voltage at any pin exceeds the power supply limits, i.e. less than GND or greater than V_A, the current at that pin should be limited to 50 mA. In addition, over-voltage at a pin must adhere to the maximum voltage limits. Simultaneous over-voltage at multiple pins requires adherence to the maximum

package power dissipation limits. These dissipation limits are calculated using JEDEC JESD51-7 thermal model. Higher dissipation may be possible based on specific customer thermal situation and specified package thermal resistances from junction to case.

Note 4: Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through 0Ω. Charged device model simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated assembler) then rapidly being discharged. **Note 5:** Reflow temperature profiles are different for lead-free and non-lead-free packages.

Note 6: The analog inputs, labeled "I/O", are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device.

Note 7: To guarantee accuracy, it is required that V_A, V_{TC}, V_E and V_{DR} be well-bypassed. Each supply pin must be decoupled with separate bypass capacitors. Note 8: Typical figures are at T_A = 25°C, and represent most likely parametric norms. Test limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 9: Calculation of Full-Scale Error for this device assumes that the actual reference voltage is exactly its nominal value. Full-Scale Error for this device, therefore, is a combination of Full-Scale Error and Reference Voltage Error. See [Figure 4](#page-28-0). For relationship between Gain Error and Full-Scale Error, see Specification Definitions for Gain Error.

Note 10: This parameter is guaranteed by design and is not tested in production.

Note 11: This parameter is guaranteed by design and/or characterization and is not tested in production.

Note 12: The maximum clock frequency for Non-Demux Mode is tested up to 1.0 GHz for both the ADC10D1000 and the ADC10D1500 and guaranteed by design and characterization up to 1.5 GHz for the ADC10D1500.

12.0 Specification Definitions

APERTURE (SAMPLING) DELAY is the amount of delay, measured from the sampling edge of the CLK input, after which the signal present at the input pin is sampled inside the device.

APERTURE JITTER (t_{AJ}) is the variation in aperture delay from sample-to-sample. Aperture jitter can be effectively considered as noise at the input.

CODE ERROR RATE (CER) is the probability of error and is defined as the probable number of word errors on the ADC output per unit of time divided by the number of words seen in that amount of time. A CER of 10-18 corresponds to a statistical error in one word about every 31.7 years.

CLOCK DUTY CYCLE is the ratio of the time that the clock waveform is at a logic high to the total time of one clock period.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB. It is measured at the relevant sample rate, f_{CLK} , with $f_{IN} = 1MHz$ sine wave.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion Ratio, or SINAD. ENOB is defined as (SINAD – 1.76) / 6.02 and states that the converter is equivalent to a perfect ADC of this many (ENOB) number of bits.

FULL POWER BANDWIDTH (FPBW) is a measure of the frequency at which the reconstructed output fundamental drops to 3 dB below its low frequency value for a full-scale input.

GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated from Offset and Full-Scale Errors. The Positive Gain Error is the Offset Error minus the Positive Full-Scale Error. The Negative Gain Error is the Negative Full-Scale Error minus the Offset Error. The Gain Error is the Negative Full-Scale Error minus the Positive Full-Scale Error; it is also equal to the Positive Gain Error plus the Negative Gain Error.

INTEGRAL NON-LINEARITY (INL) is a measure of worst case deviation of the ADC transfer function from an ideal straight line drawn through the ADC transfer function. The deviation of any given code from this straight line is measured from the center of that code value step. The best fit method is used.

LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is

$$
V_{FS}\,/\,2^N
$$

where V_{FS} is the differential full-scale amplitude V_{IN_FSR} as set by the FSR input and "N" is the ADC resolution in bits, which is 10 for the ADC10D1000/1500.

LOW VOLTAGE DIFFERENTIAL SIGNALING (LVDS) DIFFERENTIAL OUTPUT VOLTAGE (V_{ID} and V_{OD}) is two times the absolute value of the difference between the $V_{D}+$ and V_D - signals; each signal measured with respect to Ground. V_{OD} peak is $\mathsf{V}_{\mathsf{OD},\mathsf{P}}\mathsf{=} (\mathsf{V}_{\mathsf{D}}\mathsf{+} \mathsf{-} \mathsf{V}_{\mathsf{D}}\mathsf{-})$ and V_{OD} peak-to-peak is V_{OD,P-P}= 2*(V_D+ - V_D-); for this product, the V_{OD} is measured peak-to-peak.

FIGURE 3. LVDS Output Signal Levels

LVDS OUTPUT OFFSET VOLTAGE (V_{OS}) is the midpoint between the D+ and D- pins output voltage with respect to ground; i.e., [(V_D+) +(V_D-)]/2. See Figure 3.

MISSING CODES are those output codes that are skipped and will never appear at the ADC outputs. These codes cannot be reached with any input value.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.

NEGATIVE FULL-SCALE ERROR (NFSE) is a measure of how far the first code transition is from the ideal 1/2 LSB above a differential $-V_{IN}/2$ with the FSR pin low. For the ADC10D1000/1500 the reference voltage is assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.

NOISE POWER RATIO (NPR) is the ratio of the sum of the power inside the notched bins to the sum of the power in an equal number of bins outside the notch, expressed in dB. NPR is similar to, but more complete than intermodulation distortion measurements.

OFFSET ERROR (V_{OFF}) is a measure of how far the midscale point is from the ideal zero voltage differential input.

Offset Error = Actual Input causing average of 8k samples to result in an average code of 511.5.

OUTPUT DELAY (t_{on}) is the time delay (in addition to Latency) after the rising edge of CLK+ before the data update is present at the output pins.

OVER-RANGE RECOVERY TIME is the time required after the differential input voltages goes from $\pm 1.2V$ to 0V for the converter to recover and make a conversion with its rated accuracy.

PIPELINE DELAY (LATENCY) is the number of input clock cycles between initiation of conversion and when that data is presented to the output driver stage. The data lags the conversion by the Latency plus the t_{OD} .

POSITIVE FULL-SCALE ERROR (PFSE) is a measure of how far the last code transition is from the ideal 1-1/2 LSB below a differential $+V_{\text{IN}}/2$. For the ADC10D1000/1500 the reference voltage is assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the fundamental for a single-tone to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or DC.

SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD) is the ratio, expressed in dB, of the rms value of the fundamental for a single-tone to the rms value of all of the other spectral components below half the input clock frequency, including harmonics but excluding DC.

SPURIOUS-FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input signal at the output and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input, excluding DC.

θ**JA** is the thermal resistance between the junction to ambient.

 θ_{JC1} represents the thermal resistance between the die and the exposed metal area on the top of the HSBGA package.

θ**JC2** represents the thermal resistance between the die and the center group of balls on the bottom of the HSBGA package.

TOTAL HARMONIC DISTORTION (THD) is the ratio expressed in dB, of the rms total of the first nine harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

$$
\text{THD} = 20 \times \log \sqrt{\frac{A_{f2}^2 + ... + A_{f10}^2}{A_{f1}^2}}
$$

where A_{f1} is the RMS power of the fundamental (output) frequency and A_{f2} through A_{f10} are the RMS power of the first 9 harmonic frequencies in the output spectrum.

– Second Harmonic Distortion (2nd Harm) is the difference, expressed in dB, between the RMS power in the input frequency seen at the output and the power in its 2nd harmonic level at the output.

– Third Harmonic Distortion (3rd Harm) is the difference expressed in dB between the RMS power in the input frequency seen at the output and the power in its 3rd harmonic level at the output.

* The timing for these figures is shown for the one input only (I or Q). However, both I- and Q-inputs may be used. For this case, the I-channel functions precisely the same as the Q-channel, with VinI, DCLKI, DId and DI instead of VinQ, DCLKQ, DQd and DQ. Both I- and Q-channel use the same CLK.

15.0 Typical Performance Plots

 $\rm V_A$ = $\rm V_{\rm DR}$ = $\rm V_{\rm TC}$ = $\rm V_{\rm E}$ = 1.9V, f $\rm _{CLK}$ = 1.0/1.5 GHz, f $\rm _{IN}$ = 498/748 MHz, T \rm_A = 25°C, I-channel, 1:2 Demux Non-DES Mode (1:1 Demux Non-DES Mode has similar performance), unless otherwise stated. For NPR plots, notch width = 5%, fc = 325 MHz.

30066354

ENOB vs. SUPPLY VOLTAGE (ADC10D1500)

2000

30066357

3000

30066358

SNR vs. CLOCK FREQUENCY (ADC10D1000)

SNR vs. SUPPLY VOLTAGE (ADC10D1500)

SNR vs. CLOCK FREQUENCY (ADC10D1500)

THD (dB)

THD (dB)

2000

INPUT FREQUENCY (MHz)

 -70

 -80 \circ

30066324

30066323

SFDR vs. CLOCK FREQUENCY (ADC10D1000)

 $\frac{6}{24}$

 -20

RMS NOISE LOADING LEVEL (dB)

 -16

30066331

 -12

16.0 Functional Description

The ADC10D1000/1500 is a versatile A/D converter with an innovative architecture which permits very high speed operation. The controls available ease the application of the device to circuit solutions. Optimum performance requires adherence to the provisions discussed here and in the Applications Information Section. This section covers an overview, a description of control modes (Extended Control Mode and Non-Extended Control Mode), and features.

16.1 OVERVIEW

The ADC10D1000/1500 uses a calibrated folding and interpolating architecture that achieves a high 9.1/9.0 Effective Number of Bits (ENOB). The use of folding amplifiers greatly reduces the number of comparators and power consumption. Interpolation reduces the number of front-end amplifiers required, minimizing the load on the input signal and further reducing power requirements. In addition to correcting other non-idealities, on-chip calibration reduces the INL bow often seen with folding architectures. The result is an extremely fast, high performance, low power converter.

The analog input signal (which is within the converter's input voltage range) is digitized to ten bits at speeds of 200/200 MSPS to 1.0/1.5 GSPS, typical. Differential input voltages below negative full-scale will cause the output word to consist of all zeroes. Differential input voltages above positive fullscale will cause the output word to consist of all ones. Either of these conditions at the I- or Q-input will cause the Out-of-Range I-channel or Q-channel output (ORI or ORQ), respectively, to output a logic-high signal.

In ECM, an expanded feature set is available via the Serial Interface. The ADC10D1000/1500 builds upon previous architectures, introducing a new AutoSync feature for multi-chip synchronization and increasing to 15-bit for gain and 12-bit plus sign for offset the independent programmable adjustment for each channel.

Each channel has a selectable output demultiplexer which feeds two LVDS buses. If the 1:2 Demux Mode is selected, the output data rate is reduced to half the input sample rate on each bus. When Non-Demux Mode is selected, the output data rate on each channel is at the same rate as the input sample clock and only one 10-bit bus per channel is active.

16.2 CONTROL MODES

The ADC10D1000/1500 may be operated in one of two control modes: Non-extended Control Mode (Non-ECM) or Extended Control Mode (ECM). In the simpler Non-ECM (also sometimes referred to as Pin Control Mode), the user affects available configuration and control of the device through the control pins. The ECM provides additional configuration and control options through a serial interface and a set of 16 registers, most of which are available to the customer.

16.2.1 Non-Extended Control Mode

In Non-extended Control Mode (Non-ECM), the Serial Interface is not active and all available functions are controlled via various pin settings. Non-ECM is selected by setting the ECE Pin to logic-high. Note that, for the control pins, "logichigh" and "logic-low" refer to V_{A} and GND, respectively. Nine dedicated control pins provide α wide range of control for the ADC10D1000/1500 and facilitate its operation. These control pins provide DES Mode selection, Demux Mode selection, DDR Phase selection, execute Calibration, Calibration Delay setting, Power Down I-channel, Power Down Q-channel, Test Pattern Mode selection, and Full-Scale Input Range selection. In addition to this, two dual-purpose control pins provide

for AC/DC-coupled Mode selection and LVDS output common-mode voltage selection. See Table 14 for a summary.

TABLE 14. Non-ECM Pin Summary

16.2.1.1 Dual Edge Sampling Pin (DES)

The Dual Edge Sampling (DES) Pin selects whether the ADC10D1000/1500 is in DES Mode (logic-high) or Non-DES Mode (logic-low). DES Mode means that a single input is sampled by both I- and Q-channels in a time-interleaved manner and the other input is deactivated. One of the ADCs samples the input signal on the rising sampling clock edge (duty cycle corrected); the other ADC samples the input signal on the falling sampling clock edge (duty cycle corrected). In Non-ECM, only the I-input may be used for DES Mode, a.k.a. "DESI Mode". In ECM, the Q-input may be selected via the DEQ Bit (Addr: 0**h**, Bit: 6), a.k.a. "DESQ Mode". In ECM, both the I- and Q-channel inputs may be selected, a.k.a. "DESIQ Mode".

To use this feature in ECM, use the DES bit in the Configuration Register (Addr: 0**h**; Bit: 7). See [Section 16.3.1.4 DES/](#page-47-0) [Non-DES Mode](#page-47-0) for more information.

16.2.1.2 Non-Demultiplexed Mode Pin (NDM)

The Non-Demultiplexed Mode (NDM) Pin selects whether the ADC10D1000/1500 is in Demux Mode (logic-low) or Non-Demux Mode (logic-high). In Non-Demux Mode, the data from the input is produced at the sampled rate at a single 10-bit output bus. In Demux Mode, the data from the input is produced at half the sampled rate at twice the number of output buses. For Non-DES Mode, each I- or Q-channel will produce its data on one or two buses for Non-Demux or Demux Mode, respectively. For DES Mode, the Q-channel will produce its data on two or four buses for Non-Demux or Demux Mode, respectively.

This feature is pin-controlled only and remains active during both Non-ECM and ECM. See [Section 16.3.2.5 Demux/Non](#page-48-0)[demux Mode](#page-48-0) for more information.

16.2.1.3 Dual Data Rate Phase Pin (DDRPh)

The Dual Data Rate Phase (DDRPh) Pin selects whether the ADC10D1000/1500 is in 0° Mode (logic-low) or 90° Mode (logic-high). The Data is always produced in DDR Mode on the ADC10D1000/1500. The Data may transition either with the DCLK transition (0° Mode) or halfway between DCLK transitions (90° Mode). The DDRPh Pin selects 0° Mode or 90° Mode for both the I-channel: DI- and DId-to-DCLKI phase relationship and for the Q-channel: DQ- and DQd-to-DCLKQ phase relationship.

To use this feature in ECM, use the DPS bit in the Configuration Register (Addr: 0**h**; Bit: 14). See [Section 16.3.2.1 DDR](#page-48-0) [Clock Phase](#page-48-0) for more information.

16.2.1.4 Calibration Pin (CAL)

The Calibration (CAL) Pin may be used to execute an oncommand calibration or to disable the power-on calibration. The effect of calibration is to maximize the dynamic performance. To initiate an on-command calibration via the CAL pin, bring the CAL pin high for a minimum of t_{CAL} $_H$ input clock c ycles after it has been low for a minimum of t_{CAL_L} input clock cycles. Holding the CAL pin high upon power-on will prevent execution of the power-on calibration. In ECM, this pin remains active and is logically OR'd with the CAL bit.

To use this feature in ECM, use the CAL bit in the Configuration Register (Addr: 0**h**; Bit: 15). See [Section 16.3.3 Cali](#page-49-0)[bration Feature](#page-49-0) for more information.

16.2.1.5 Calibration Delay Pin (CalDly)

The Calibration Delay (CalDly) Pin selects whether a shorter or longer delay time is present, after the application of power, until the start of the power-on calibration. The actual delay time is specified as t_{CalDlv} and may be found in [Table 13](#page-23-0). This feature is pin-controlled only and remains active in ECM. It is recommended to select the desired delay time prior to poweron and not dynamically alter this selection.

See [Section 16.3.3 Calibration Feature](#page-49-0) for more information.

16.2.1.6 Power Down I-channel Pin (PDI)

The Power Down I-channel (PDI) Pin selects whether the Ichannel is powered down (logic-high) or active (logic-low). The digital data output pins, DI and DId, (both positive and negative) are put into a high impedance state when the Ichannel is powered down. Upon return to the active state, the pipeline will contain meaningless information and must be flushed. The supply currents (typicals and limits) are available for the I-channel powered down or active and may be found in [Table 12](#page-22-0). The device should be recalibrated following a power-cycle of PDI (or PDQ).

This pin remains active in ECM. In ECM, either this pin or the PDI bit (Addr: 0**h**; Bit: 11) in the Control Register may be used

to power-down the I-channel. See [Section 16.3.4 Power](#page-50-0) [Down](#page-50-0) for more information.

16.2.1.7 Power Down Q-channel Pin (PDQ)

The Power Down Q-channel (PDQ) Pin selects whether the Q-channel is powered down (logic-high) or active (logic-low). This pin functions similarly to the PDI pin, except that it applies to the Q-channel. The PDI and PDQ pins function independently of each other to control whether each I- or Q-channel is powered down or active.

This pin remains active in ECM. In ECM, either this pin or the PDQ bit (Addr: 0**h**; Bit: 10) in the Control Register may be used to power-down the Q-channel. See [Section 16.3.4 Pow](#page-50-0)[er Down](#page-50-0) for more information.

16.2.1.8 Test Pattern Mode Pin (TPM)

The Test Pattern Mode (TPM) Pin selects whether the output of the ADC10D1000/1500 is a test pattern (logic-high) or the converted analog input (logic-low). The ADC10D1000/1500 can provide a test pattern at the four output buses independently of the input signal to aid in system debug. In TPM, the ADC is disengaged and a test pattern generator is connected to the outputs, including ORI and ORQ. See[Section 16.3.2.6 Test Pattern Mode](#page-48-0) for more information.

16.2.1.9 Full-Scale Input Range Pin (FSR)

The Full-Scale Input Range (FSR) Pin selects whether the full-scale input range for both the I- and Q-channel is higher (logic-high) or lower (logic-low). The input full-scale range is specified as V_{IN-FSR} in [Table 8](#page-19-0). In Non-ECM, the full-scale input range for each I- and Q-channel may not be set independently, but it is possible to do so in ECM. The device must be calibrated following a change in FSR to obtain optimal performance.

To use this feature in ECM, use the Configuration Registers (Addr: 3**h** and B**h**). See [Section 16.3.1 Input Control and Ad](#page-47-0)[just](#page-47-0) for more information.

16.2.1.10 AC/DC-Coupled Mode Pin (V_{CMO})

The V_{CMO} Pin serves a dual purpose. When functioning as an output, it provides the optimal common-mode voltage for the DC-coupled analog inputs. When functioning as an input, it selects whether the device is AC-coupled (logic-low) or DCcoupled (floating). This pin is always active, in both ECM and Non-ECM.

16.2.1.11 LVDS Output Common-mode Pin (V_{BG})

The V_{BG} Pin serves a dual purpose. When functioning as an output, it provides the bandgap reference. When functioning as an input, it selects whether the LVDS output commonmode voltage is higher (logic-high) or lower (floating). The LVDS output common-mode voltage is specified as V_{OS} and may be found in [Table 11](#page-21-0). This pin is always active, in both ECM and Non-ECM.

16.2.2 Extended Control Mode

In Extended Control Mode (ECM), most functions are controlled via the Serial Interface. In addition to this, several of the control pins remain active. See [Table 17](#page-46-0) for details. ECM is selected by setting the ECE Pin to logic-low. If the ECE Pin is set to logic-high (Non-ECM), then the registers are reset to their default values. So, a simple way to reset the registers is by toggling the **ECE** pin. Four pins on the ADC10D1000/1500 control the Serial Interface: SCS, SCLK, SDI and SDO. This section covers the Serial Interface. The Register Definitions are located at the end of the datasheet so that they are easy to find, see [Section 18.0 Register Defi](#page-61-0)[nitions](#page-61-0).

16.2.2.1 The Serial Interface

The ADC10D1000/1500 offers a Serial Interface that allows access to the sixteen control registers within the device. The Serial Interface is a generic 4-wire (optionally 3-wire) synchronous interface that is compatible with SPI type interfaces that are used on many micro-controllers and DSP controllers. Each serial interface access cycle is exactly 24 bits long. A register-read or register-write can be accomplished in one cycle. The signals are defined in such a way that the user can opt to simply join SDI and SDO signals in his system to accomplish a single, bidirectional SDI/O signal. A summary of the pins for this interface may be found in Table 15. See [Fig](#page-31-0)[ure 11](#page-31-0) for the timing diagram and [Table 13](#page-23-0) for timing specification details. Control register contents are retained when the device is put into power-down mode.

TABLE 15. Serial Interface Pins

SCS: Each assertion (logic-low) of this signal starts a new register access, i.e. the SDI command field must be ready on the following SCLK rising edge. The user is required to deassert this signal after the 24th clock. If the \overline{SCS} is deasserted before the 24th clock, no data read/write will occur. For a read operation, if the \overline{SCS} is asserted longer than 24

clocks, the SDO output will hold the D0 bit until SCS is deasserted. For a write operation, if the \overline{SCS} is asserted longer than 24 clocks, data write will occur normally through the SDI input upon the 24th clock. Setup and hold times, t_{SCS} and t_{HCS} , with respect to the SCLK must be observed. \overline{SCS} must be toggled in between register access cycles.

SCLK: This signal is used to register the input data (SDI) on the rising edge; and to source the output data (SDO) on the falling edge. The user may disable the clock and hold it at logic-low. There is no minimum frequency requirement for SCLK; see f_{SCLK} in [Table 13](#page-23-0) for more details.

SDI: Each register access requires a specific 24-bit pattern at this input, consisting of a command field and a data field. When in read mode, the data field is high impedance in case the bidirectional SDI/O option is used. Setup and hold times, t_{SH} and t_{SSI} , with respect to the SCLK must be observed.

SDO: This output is normally tri-stated and is driven only when \overline{SCS} is asserted, the first 8 bits of command data have been received and it is a READ operation. The data is shifted out, MSB first, starting with the 8th clock's falling edge. At the end of the access, when \overline{SCS} is de-asserted, this output is tristated once again. If an invalid address is accessed, the data sourced will consist of all zeroes. If it is a read operation, there will be a bus turnaround time, t_{BSU} , from when the last bit of the command field was read in until the first bit of the data field is written out.

Table 16 shows the Serial Interface bit definitions.

The serial data protocol is shown for a read and write operation in Figure 12 and [Figure 13](#page-45-0), respectively.

FIGURE 13. Serial Data Protocol - Write Operation

16.3 FEATURES

The ADC10D1000/1500 offers many features to make the device convenient to use in a wide variety of applications. Table 17 is a summary of the features available, as well as details for the control mode chosen.

TABLE 17. Features and Modes

"N/A" means "Not Applicable."

16.3.1 Input Control and Adjust

There are several features and configurations for the input of the ADC10D1000/1500 so that it may be used in many different applications. This section covers AC/DC-coupled Mode, input full-scale range adjust, input offset adjust, DES/ Non-DES Mode, sampling clock phase adjust, an LC filter on the sampling clock, and V_{CMO} Adjust.

16.3.1.1 AC/DC-coupled Mode

The analog inputs may be AC or DC-coupled. See [Sec](#page-43-0)tion 16.2.1.10 AC/DC-Coupled Mode Pin (V_{CMO}) for information on how to select the desired mode and [Section 17.1.8](#page-52-0) [DC-coupled Input Signals](#page-52-0) and [Section 17.1.7 AC-coupled In](#page-52-0)[put Signals](#page-52-0) for applications information.

16.3.1.2 Input Full-Scale Range Adjust

The input full-scale range for the ADC10D1000/1500 may be adjusted via Non-ECM or ECM. In Non-ECM, a control pin selects a higher or lower value; see [Section 16.2.1.9 Full-](#page-43-0)[Scale Input Range Pin \(FSR\)](#page-43-0). In ECM, the input full-scale range may be adjusted with 15-bits of precision. See V_{INFSR} in [Table 8](#page-19-0) for electrical specification details. Note that the higher and lower full-scale input range settings in Non-ECM correspond to the mid and min full-scale input range settings in ECM. It is necessary to execute an on-command calibration following a change of the input full-scale range. See [Section 18.0 Register Definitions](#page-61-0) for information about the registers.

16.3.1.3 Input Offset Adjust

The input offset adjust for the ADC10D1000/1500 may be adjusted with 12-bits of precision plus sign via ECM. See [Section 18.0 Register Definitions](#page-61-0) for information about the registers.

16.3.1.4 DES/Non-DES Mode

The ADC10D1000/1500 can operate in Dual-Edge Sampling (DES) or Non-DES Mode. The DES Mode allows for one of the ADC10D1000/1500's inputs to be sampled by both channels' ADCs. One ADC samples the input on the rising edge of the sampling clock and the other ADC samples the same input on the falling edge of the sampling clock. A single input is thus sampled twice per clock cycle, resulting in an overall sample rate of twice the sampling clock frequency, e.g. 2.0/3.0 GSPS with a 1.0/1.5 GHz sampling clock. See [Sec](#page-42-0)[tion 16.2.1.1 Dual Edge Sampling Pin \(DES\)](#page-42-0) for information on how to select the desired mode. Since DES Mode uses both I- and Q-channels to process the input signal, both channels must be powered up for the DES Mode to function properly.

In Non-ECM, only the I-input may be used for the DES Mode input. In ECM, either the I- or Q-input may be selected by first using the DES bit (Addr: 0**h**, Bit 7) to select the DES Mode. The DEQ Bit (Addr: 0**h**, Bit: 6) is used to select the Q-input, but the I-input is used by default. Also, both I- and Q-inputs may be driven externally, i.e. DESIQ Mode, by using the DIQ bit (Addr: 0**h**, Bit 5). See [Section 17.1 THE ANALOG IN-](#page-51-0)[PUTS](#page-51-0) for more information about how to drive the ADC in DES Mode.

The DESIQ Mode results in the best bandwidth. In general, the bandwidth decreases from Non-DES Mode to DES Mode (specifically, DESI or DESQ) because both channels are sampling off the same input signal and non-ideal effects introduced by interleaving the two channels lower the bandwidth. Driving both I- and Q-channels externally (DESIQ Mode) results in better bandwidth for the DES Mode because

each channel is being driven, which reduces routing losses (increases bandwidth).

In the DES Mode, the outputs must be carefully interleaved in order to reconstruct the sampled signal. If the device is programmed into the 1:4 Demux DES Mode, the data is effectively demultiplexed by 1:4. If the sampling clock is 1.0/1.5 GHz, the effective sampling rate is doubled to 2.0/3.0 GSPS and each of the 4 output buses has an output rate of 500 MSPS. All data is available in parallel. To properly reconstruct the sampled waveform, the four bytes of parallel data that are output with each DCLK must be correctly interleaved. The sampling order is as follows, from the earliest to the latest: DQd, Dld, DQ, Dl. See [Figure 7](#page-30-0). If the device is programmed into the Non-Demux DES Mode, two bytes of parallel data are output with each edge of the DCLK in the following sampling order, from the earliest to the latest: DQ, DI. See [Figure 8](#page-30-0).

The performance of the ADC10D1000/1500 in DES Mode depends on how well the two channels are interleaved, i.e. that the clock samples either channel with precisely a 50% duty-cycle, each channel has the same offset (nominally code 511/512), and each channel has the same full-scale range. The ADC10D1000/1500 includes an automatic clock phase background adjustment in DES Mode to automatically and continuously adjust the clock phase of the I- and Q-channels, which also removes the need to adjust the clock phase setting manually. A difference exists in the typical offset between the I- and Q-channels, which can be removed via the offset adjust feature in ECM, to optimize DES Mode performance. If possible, it is recommended to use the Q-input for better DES Mode performance with no offset adjustment required. To adjust the I- or Q-channel offset, measure a histogram of the digital data and adjust the offset via the Control Register until the histogram is centered at code 511/512. Similarly, the fullscale range of each channel may be adjusted for optimal performance.

16.3.1.5 Sampling Clock Phase Adjust

The sampling clock (CLK) phase may be delayed internally to the ADC up to 825 ps in ECM. This feature is intended to help the system designer remove small imbalances in clock distribution traces at the board level when multiple ADCs are used, or to simplify complex system functions such as beam steering for phase array antennas.

Additional delay in the clock path also creates additional jitter, so a clock jitter-cleaner is made available when using the sampling clock phase adjust, see Section 16.3.1.6 LC Filter on Sampling Clock. Nevertheless, because the sampling clock phase adjust delays all clocks, including the DCLKs and output data, the user is strongly advised to use the minimal amount of adjustment and verify the net benefit of this feature in his system before relying on it.

16.3.1.6 LC Filter on Sampling Clock

A LC bandpass filter is available on the ADC10D1000/1500 sampling clock to clean jitter on the incoming clock. This feature is only available when the CLK phase adjust feature is also used. This feature was designed to minimize the dynamic performance degradation resulting from additional clock jitter as much as possible. It is available in ECM via the LCF (LC Filter) bits in the Control Register (Addr: D**h**, Bits 7:0).

If the clock phase adjust feature is enabled, the sampling clock passes through additional gate delay, which adds jitter to the clock signal. The LC filter helps to remove this additional jitter, so it is only available when the clock phase adjust feature is also enabled. To enable both features, use SA (Addr: D**h**, Bit 8). The LCF bits are thermometer encoded and may be used to set a filter center frequency ranging from 0.8 GHz to 1.5 GHz; see Table 18.

TABLE 18. LC Filter Code vs. f^c

The LC filter is a second-order bandpass filter, which has the following simulated bandwidth for a center frequency at 1GHz, see Table 19.

16.3.1.7 V_{CMO} Adjust

The V_{CMO} of the ADC10D1000/1500 is generated as a buffered version of the internal bandgap reference; see V_{CMO} in [Table 8](#page-19-0). This pin provides an output voltage which is the optimal common-mode voltage for the input signal and should be used to set the common-mode voltage of the driving buffer. However, in order to accommodate larger signals at the analog inputs, the V_{CMO} may be adjust to a lower value. From its typical default value, the V_{CMO} may be lowered by approximately 200 mV via the Control Register 1**h**. See [Sec](#page-61-0)[tion 18.0 Register Definitions](#page-61-0) for more information. Adjusting the V_{CMO} away from its optimal value will also degrade the dynamic performance; see ENOB vs. V_{CMO} in [Section 15.0](#page-32-0) [Typical Performance Plots](#page-32-0) for a typical plot. The performance of the device, when using a V_{CMO} other than the default value, is not guaranteed.

16.3.2 Output Control and Adjust

There are several features and configurations for the output of the ADC10D1000/1500 so that it may be used in many different applications. This section covers DDR clock phase, LVDS output differential and common-mode voltage, output formatting, Demux/Non-demux Mode, and Test Pattern Mode.

16.3.2.1 DDR Clock Phase

The ADC10D1000/1500 output data is always delivered in Double Data Rate (DDR). With DDR, the DCLK frequency is half the data rate and data is sent to the outputs on both edges of DCLK; see Figure 14. The DCLK-to-Data phase relationship may be either 0° or 90°. For 0° Mode, the Data transitions on each edge of the DCLK. Any offset from this timing is t_{OSK} ; see [Table 13](#page-23-0) for details. For 90 $^{\circ}$ Mode, the DCLK transitions in the middle of each Data cell. Setup and hold times for this transition, $\boldsymbol{\mathsf{t}}_{\mathsf{SU}}$ and $\boldsymbol{\mathsf{t}}_{\mathsf{H}}$, may also be found in [Table 13](#page-23-0). The DCLK-to-Data phase relationship may be selected via the DDRPh Pin in Non-ECM (see [Section 16.2.1.3 Dual Data](#page-43-0) [Rate Phase Pin \(DDRPh\)](#page-43-0)) or the DPS bit in the Configuration Register (Addr: 0**h**; Bit: 14) in ECM.

FIGURE 14. DDR DCLK-to-Data Phase Relationship

16.3.2.2 LVDS Output Differential Voltage

The ADC10D1000/1500 is available with a selectable higher or lower LVDS output differential voltage. This parameter is V_{OD} and may be found in [Table 11](#page-21-0). The desired voltage may be selected via the OVS Bit (Addr: 0**h**, Bit 13); see [Sec](#page-61-0)[tion 18.0 Register Definitions](#page-61-0) for more information.

16.3.2.3 LVDS Output Common-Mode Voltage

The ADC10D1000/1500 is available with a selectable higher or lower LVDS output common-mode voltage. This parameter is V_{OS} and may be found in [Table 11](#page-21-0). See [Section 16.2.1.11](#page-43-0) LVDS Output Common-mode Pin (V_{BG}) for information on how to select the desired voltage.

16.3.2.4 Output Formatting

The formatting at the digital data outputs may be either offset binary or two's complement. The default formatting is offset binary, but two's complement may be selected via the 2SC Bit (Addr: 0**h**, Bit 4); see [Section 18.0 Register Definitions](#page-61-0) for more information.

16.3.2.5 Demux/Non-demux Mode

The ADC10D1000/1500 may be in one of two demultiplex modes: Demux Mode or Non-Demux Mode (also sometimes referred to as 1:1 Demux Mode). In Non-Demux Mode, the data from the input is simply output at the sampling rate at which it was sampled on one 10-bit bus. In Demux Mode, the data from the input is output at half the sampling rate, on twice the number of buses. See [Figure 1](#page-1-0). Demux/Non-Demux Mode may only be selected by the NDM pin; see [Sec](#page-42-0)[tion 16.2.1.2 Non-Demultiplexed Mode Pin \(NDM\)](#page-42-0). In Non-DES Mode, the output data from each channel may be demultiplexed by a factor of 1:2 (1:2 Demux Non-DES Mode) or not demultiplexed (Non-Demux Non-DES Mode). In DES Mode, the output data from both channels interleaved may be demultiplexed (1:4 Demux DES Mode) or not demultiplexed (Non-Demux DES Mode).

16.3.2.6 Test Pattern Mode

The ADC10D1000/1500 can provide a test pattern at the four output buses independently of the input signal to aid in system debug. In Test Pattern Mode, the ADC is disengaged and a test pattern generator is connected to the outputs, including ORI and ORQ. The test pattern output is the same in DES Mode or Non-DES Mode. Each port is given a unique 10-bit word, alternating between 1's and 0's. When the part is programmed into the Demux Mode, the test pattern's order is described in [Table 20](#page-49-0). If the I- or Q-channel is powered down, the test pattern will not be output for that channel.

When the part is programmed into the Non-Demux Mode, the test pattern's order is described in Table 21.

TABLE 21. Test Pattern by Output Port in Non-Demux Mode

Time	ı	Q	ORI	ORQ	Comments
T ₀	001h	000h	0b	0b	
T1	001h	000h	0b	0b	
T2	3FEh	3FFh	1b	1b	
T ₃	3FEh	3FFh	1b	1b	
T ₄	001h	000h	0b	0b	Pattern
T ₅	3FEh	3FFh	1b	1b	Sequence n
T6	001h	000h	0b	0b	
T7	3FEh	3FFh	1b	1b	
T8	3FEh	3FFh	1b	1b	
T9	3FEh	3FFh	1b	1b	
T ₁₀	001h	000h	0b	0b	
T ₁₁	001h	000h	0b	0b	Pattern
T ₁₂	3FEh	3FFh	1b	1b	Sequence
T13	3FEh	3FFh	1b	1b	$n+1$
T ₁₄					

16.3.3 Calibration Feature

The ADC10D1000/1500 calibration must be run to achieve specified performance. The calibration procedure is exactly the same regardless of how it was initiated or when it is run. Calibration trims the analog input differential termination resistors, the CLK input resistor, and sets internal bias currents which affect the linearity of the converter. This minimizes fullscale error, offset error, DNL and INL, resulting in maximizing the dynamic performance, as measured by: SNR, THD, SINAD (SNDR) and ENOB.

16.3.3.1 Calibration Control Pins and Bits

Table 22 is a summary of the pins and bits used for calibration. See [Section 8.0 Ball Descriptions and Equivalent Circuits](#page-6-0) for complete pin information and [Figure 10](#page-31-0) for the timing diagram.

TABLE 22. Calibration Pins

16.3.3.2 How to Execute a Calibration

Calibration may be initiated by holding the CAL pin low for at least $t_{CAL - L}$ clock cycles, and then holding it high for at least another t_{CAL_H} clock cycles, as defined in [Table 13](#page-23-0). The minimum $t_{CAL_}$ and t_{CAL} $_H$ input clock cycle sequences are required to ensure that random noise does not cause a calibration to begin when it is not desired. The time taken by the calibration procedure is specified as t_{CAL} . The CAL Pin is active in both ECM and Non-ECM. However, in ECM, the CAL Pin is logically OR'd with the CAL Bit, so both the pin and bit are required to be set low before executing another calibration via either pin or bit.

16.3.3.3 Power-on Calibration

For standard operation, power-on calibration begins after a time delay following the application of power, as determined by the setting of the CalDly Pin and measured by t_{CalDlv} (see [Table 13](#page-23-0)). This delay allows the power supply to come up and stabilize before the power-on calibration takes place. The best setting (short or long) of the CalDly Pin depends upon the settling time of the power supply.

It is strongly recommended to set CalDly Pin (to either logichigh or logic-low) before powering the device on since this pin affects the power-on calibration timing. This may be accomplished by setting CalDly via an external 1kΩ resistor connected to GND or V_{A} . If the CalDly Pin is toggled while the device is powered-on, it can execute a calibration even though the CAL Pin/Bit remains logic-low.

The power-on calibration will be not be performed if the CAL pin is logic-high at power-on. In this case, the calibration cycle will not begin until the on-command calibration conditions are met. The ADC10D1000/1500 will function with the CAL pin held high at power up, but no calibration will be done and performance will be impaired.

If it is necessary to toggle the CalDly Pin during the system power up sequence, then the CAL Pin/Bit must be set to logichigh during the toggling and afterwards for 109 Sampling Clock cycles. This will prevent the power-on calibration, so an on-command calibration must be executed or the performance will be impaired.

16.3.3.4 On-command Calibration

In addition to the power-on calibration, it is recommended to execute an on-command calibration whenever the settings or conditions to the device are altered significantly, in order to obtain optimal parametric performance. Some examples include: changing the FSR via either ECM or Non-ECM, powercycling either channel, and switching into or out of DES Mode. For best performance, it is also recommended that an oncommand calibration be run 20 seconds or more after application of power and whenever the operating temperature changes significantly, relative to the specific system performance requirements.

Due to the nature of the calibration feature, it is recommended to avoid unnecessary activities on the device while the calibration is taking place. For example, do not read or write to the Serial Interface or use the DCLK Reset feature while calibrating the ADC. Doing so will impair the performance of the device until it is re-calibrated correctly. Also, it is recommended to not apply a strong narrow-band signal to the analog inputs during calibration because this may impair the accuracy of the calibration; broad spectrum noise is acceptable.

16.3.3.5 Calibration Adjust

The calibration event itself may be adjusted, for sequence and mode. This feature can be used if a shorter calibration time than the default is required; see t_{CAL} in [Table 13](#page-23-0). However, the performance of the device, when using a shorter calibration time than the default setting, is not guaranteed.

The calibration sequence may be adjusted via CSS (Addr: 4**h**, Bit 14). The default setting of CSS = 1**b** executes both R_{IN} and R_{IN} $_{CLK}$ Calibration (using Rtrim) and internal linearity Calibration (using Rext). Executing a calibration with $CSS =$ 0**b** executes only the internal linearity Calibration. The first time that Calibration is executed, it must be with CSS = 1**b** to trim R_{IN} and R_{IN} _{CLK}. However, once the device is at its operating temperature and R_{IN} has been trimmed at least one time, it will not drift significantly. To save time in subsequent calibrations, trimming R_{IN} and R_{IN_CLK} may be skipped, i.e. by setting CSS = 0**b**.

The mode may be changed, to save calibration execution time for the internal linearity Calibration. See t_{CAL} in [Table 13](#page-23-0). Adjusting CMS(1:0) will select three different pre-defined calibration times. A larger amount of time will calibrate each channel more closely to the ideal values, but choosing shorter times will not significantly impact the performance. The fourth setting, $CMS(1:0) = 11b$, is not available.

16.3.3.6 Read/Write Calibration Settings

When the ADC performs a calibration, the calibration constants are stored in an array which is accessible via the Calibration Values register (Addr: 5**h**). To save the time which it takes to execute a calibration, t_{CAL} , or if re-using a previous calibration result, these values can be read from and written to the register at a later time. For example, if an application requires the same input impedance, R_{IN} , this feature can be used to load a previously determined set of values. For the calibration values to be valid, the ADC must be operating under the same conditions, including temperature, at which the calibration values were originally read from the ADC.

To read calibration values from the SPI, do the following:

- 1. Set ADC to desired operating conditions.
- 2. Set SSC (Addr: 4**h**, Bit 7) to 1.
- 3. Power down both I- and Q-channels.

4. Read exactly 184 times the Calibration Values register (Addr: 5**h**). The register values are R0, R1, R2... R183. The contents of R<183:0> should be stored.

- 5. Power up I- and Q-channels to original setting.
- 6. Set SSC (Addr: 4**h**, Bit 7) to 0.
- 7. Continue with normal operation.
- To write calibration values to the SPI, do the following:
- 1. Set ADC to operating conditions at which Calibration Values were previously read.
- 2. Set SSC (Addr: 4**h**, Bit 7) to 1.
- 3. Power down both I- and Q-channels.

4. Write exactly 184 times the Calibration Values register (Addr: 5**h**). The registers should be written with stored register values R0, R1... R183.

- 5. Make two additional dummy writes of 0000**h**.
- 6. Power up I- and Q-channels to original setting.
- 7. Set SSC (Addr: 4**h**, Bit 7) to 0.
- 8. Continue with normal operation.

16.3.3.7 Calibration and Power-Down

If PDI and PDQ are simultaneously asserted during a calibration cycle, the ADC10D1000/1500 will immediately power down. The calibration cycle will continue when either or both channels are powered back up, but the calibration will be compromised due to the incomplete settling of bias currents directly after power up. Therefore, a new calibration should be executed upon powering the ADC10D1000/1500 back up. In general, the ADC10D1000/1500 should be recalibrated when either or both channels are powered back up, or after one channel is powered down. For best results, this should be done after the device has stabilized to its operating temperature.

16.3.3.8 Calibration and the Digital Outputs

During calibration, the digital outputs (including DI, DId, DQ, DQd and OR) are set logic-low, to reduce noise. The DCLK runs continuously during calibration. After the calibration is completed and the CalRun signal is logic-low, it takes an additional 60 Sampling Clock cycles before the output of the ADC10D1000/1500 is valid converted data from the analog inputs. This is the time it takes for the pipeline to flush, as well as for other internal processes.

16.3.4 Power Down

On the ADC10D1000/1500, the I- and Q-channels may be powered down individually. This may be accomplished via the control pins, PDI and PDQ, or via ECM. In ECM, the PDI and PDQ pins are logically OR'd with the Control Register setting. See [Section 16.2.1.6 Power Down I-channel Pin \(PDI\)](#page-43-0) and[Section 16.2.1.7 Power Down Q-channel Pin \(PDQ\)](#page-43-0) for more information.

17.0 Applications Information

17.1 THE ANALOG INPUTS

The ADC10D1000/1500 will continuously convert any signal which is present at the analog inputs, as long as a CLK signal is also provided to the device. This section covers important aspects related to the analog inputs including: acquiring the input, the reference voltage and FSR, out-of-range indication, AC/DC-coupled signals, and single-ended input signals.

17.1.1 Acquiring the Input

Data is acquired at the rising edge of CLK+ in Non-DES Mode and both the falling and rising edges of CLK+ in DES Mode. The digital equivalent of that data is available at the digital outputs a constant number of sampling clock cycles later for the DI, DQ, DId and DQd output buses, a.k.a. Latency, depending on the demultiplex mode which is selected. See t_{LAT} in [Table 13](#page-23-0). In addition to the Latency, there is a constant output delay, t_{OD} , before the data is available at the outputs. See t_{OD} in [Table 13](#page-23-0) and the Timing Diagrams.

The output latency versus Demux/Non-Demux Mode is shown in Table 23 and Table 24, respectively. For DES Mode, note that the I- and Q-channel inputs are available in ECM, but only the I-channel input is available in Non-ECM.

TABLE 23. Output Latency in Demux Mode

Data	Non-DES Mode	DES Mode			
		Q-input*	I-input		
DI	I-input sampled	Q-input sampled	I-input sampled		
	with rise of CLK,	with rise of CLK,	with rise of CLK,		
	34 cycles earlier	34 cycles earlier	34 cycles earlier		
DQ	Q-input sampled with rise of CLK, 34 cycles earlier	Q-input sampled with fall of CLK. 34.5 cycles earlier	I-input sampled with fall of CLK, 34.5 cycles earlier		
Dld	I-input sampled with rise of CLK, 35 cycles earlier	Q-input sampled with rise of CLK, 35 cycles earlier	I-input sampled with rise of CLK. 35 cycles earlier		
DQd	Q-input sampled with rise of CLK, 35 cycles earlier	Q-input sampled with fall of CLK. 35.5 cycles earlier	I-input sampled with fall of CLK, 35.5 cycles earlier		

TABLE 24. Output Latency in Non-Demux Mode

*Available in ECM only.

17.1.2 Driving the ADC in DES Mode

The ADC10D1000/1500 can be configured as either a 2 channel, 1.0/1.5 GSPS device (Non-DES Mode) or a 1-channel 2.0/3.0 GSPS device (DES Mode). When the device is configured in DES Mode, there is a choice for with which input to drive the single-channel ADC. These are the 3 options:

DES - externally driving the I-channel input only. This is the default selection when the ADC is configured in DES Mode. It may also be referred to as "DESI" for added clarity.

DESQ - externally driving the Q-channel input only.

DESIQ - externally driving both the I- and Q-channel inputs. VinI+ and VinQ+ should be driven with the exact same signal. VinI- and VinQ- should be driven with the exact same signal, which is the differential complement to the one driving VinI+ and VinQ+.

The input impedance for each I- and Q-input is 100Ω differential (or 50Ω single-ended), so the trace to each VinI+, VinI-, VinQ+, and VinQ- should always be 50Ω single-ended. If a single I- or Q-input is being driven, then that input will present a 100Ω differential load. For example, if a 50Ω single-ended source is driving the ADC, then a 1:2 balun will transform the impedance to 100Ω differential. However, if the ADC is being driven in DESIQ Mode, then the 100Ω differential impedance from the I-input will appear in parallel with the Q-input for a composite load of 50Ω differential and a 1:1 balun would be appropriate. See Figure 15 for an example circuit driving the ADC in DESIQ Mode. A recommended part selection is using the Mini-Circuits TC1-1-13MA+ balun with Ccouple = 0.22μ F.

FIGURE 15. Driving DESIQ Mode

17.1.3 Terminating Unused Analog Inputs

In the case that only one channel is used in Non-DES Mode or that the ADC is driven in DESI or DESQ Mode, the unused analog input should be terminated to reduce any noise coupling into the ADC. See Table 25 for details.

TABLE 25. Unused Analog Input Recommended Termination

17.1.4 FSR and the Reference Voltage

The full-scale analog differential input range (V_{IN-FSR}) of the ADC10D1000/1500 is derived from an internal 1.254V bandgap reference. In Non-ECM, this full-scale range has two settings controlled by the FSR Pin; see [Section 16.2.1.9 Full-](#page-43-0)[Scale Input Range Pin \(FSR\)](#page-43-0). The FSR Pin operates on both I- and Q-channels. In ECM, the full-scale range may be independently set for each channel via Addr:3**h** and B**h** with 15 bits of precision; see [Section 18.0 Register Definitions](#page-61-0). The best SNR is obtained with a higher full-scale input range, but better distortion and SFDR are obtained with a lower full-scale input range. It is not possible to use an external analog reference voltage to modify the full-scale range, and this adjustment should only be done digitally, as described.

A buffered version of the internal 1.254V bandgap reference voltage is made available at the V_{BG} Pin for the user. The V_{BG} pin can drive a load of up to 80 pF and source or sink up to 100 μA. It should be buffered if more current than this is required. This pin remains as a constant reference voltage regardless of what full-scale range is selected and may be used for a system reference. V_{BG} is a dual-purpose pin and it may also be used to select a higher LVDS output commonmode voltage; see [Section 16.2.1.11 LVDS Output Common](#page-43-0)mode Pin (V_{BG}) .

17.1.5 Out-Of-Range Indication

Differential input signals are digitized to 10 bits, based on the full-scale range. Signal excursions beyond the full-scale range, i.e. greater than $+V_{\text{IN-FSR}}/2$ or less than $-V_{\text{IN-FSR}}/2$, will be clipped at the output. An input signal which is above the FSR will result in all 1's at the output and an input signal which is below the FSR will result in all 0's at the output. When the conversion result is clipped for the I-channel input, the Outof-Range I-channel (ORI) output is activated such that ORI+ goes high and ORI- goes low while the signal is out of range. This output is active as long as accurate data on either or both of the buses would be outside the range of 000**h** to 3FF**h**. The Q-channel has a separate ORQ which functions similarly.

17.1.6 Maximum Input Range

The recommended operating and absolute maximum input range may be found in [Section 10.0 Operating Ratings](#page-15-0) and [Section 9.0 Absolute Maximum Ratings](#page-15-0), respectively. Under the stated allowed operating conditions, each Vin+ and Vininput pin may be operated in the range from 0V to 2.15V if the input is a continuous 100% duty cycle signal and from 0V to 2.5V if the input is a 10% duty cycle signal. The absolute maximum input range for Vin+ and Vin- is from -0.15V to 2.5V. These limits apply only for AC input signals for which the input common mode voltage is properly maintained.

17.1.7 AC-coupled Input Signals

The ADC10D1000/1500 analog inputs require a precise common-mode voltage. This voltage is generated on-chip when AC-coupling Mode is selected. See [Section 16.2.1.10 AC/](#page-43-0) DC-Coupled Mode Pin (V_{CMO}) for more information about how to select AC-coupled Mode.

In AC-coupled Mode, the analog inputs must of course be ACcoupled. For an ADC10D1000/1500 used in a typical application, this may be accomplished by on-board capacitors, as shown in Figure 16. For the ADC10D1000/1500RB, the SMA inputs on the Reference Board are directly connected to the analog inputs on the ADC10D1000/1500, so this may be accomplished by DC blocks (included with the hardware kit).

When the AC-coupled Mode is selected, an analog input channel that is not used (e.g. in DES Mode) should be con-

nected to AC ground, e.g. through capacitors to ground . Do not connect an unused analog input directly to ground.

FIGURE 16. AC-coupled Differential Input

The analog inputs for the ADC10D1000/1500 are internally buffered, which simplifies the task of driving these inputs and the RC pole which is generally used at sampling ADC inputs is not required. If the user desires to place an amplifier circuit before the ADC, care should be taken to choose an amplifier with adequate noise and distortion performance, and adequate gain at the frequencies used for the application.

17.1.8 DC-coupled Input Signals

In DC-coupled Mode, the ADC10D1000/1500 differential inputs must have the correct common-mode voltage. This voltage is provided by the device itself at the V_{CMO} output pin. It is recommended to use this voltage because the V_{CMO} output potential will change with temperature and the common-mode voltage of the driving device should track this change. Fullscale distortion performance falls off as the input common mode voltage deviates from V_{CMO} . Therefore, it is recommended to keep the input common-mode voltage within 100 mV of V_{CMO} (typical), although this range may be extended to \pm 150 mV (maximum). See V_{CMI} in [Table 8](#page-19-0) and ENOB vs. V_{CMI} in [Section 15.0 Typical Performance Plots](#page-32-0) . Performance in AC- and DC-coupled Mode are similar, provided that the input common mode voltage at both analog inputs remains within 100 mV of V_{CMO} .

17.1.9 Single-Ended Input Signals

The analog inputs of the ADC10D1000/1500 are not designed to accept single-ended signals. The best way to handle single-ended signals is to first convert them to differential signals before presenting them to the ADC. The easiest way to accomplish single-ended to differential signal conversion is with an appropriate balun-transformer, as shown in Figure 17.

FIGURE 17. Single-Ended to Differential Conversion Using a Balun

When selecting a balun, it is important to understand the input architecture of the ADC. The impedance of the analog source should be matched to the ADC10D1000/1500's on-chip

100Ω differential input termination resistor. The range of this termination resistor is specified as R_{IN} in [Table 8](#page-19-0).

17.2 THE CLOCK INPUTS

The ADC10D1000/1500 has a differential clock input, CLK+ and CLK-, which must be driven with an AC-coupled, differential clock signal. This provides the level shifting to the clock to be driven with LVDS, PECL, LVPECL, or CML levels. The clock inputs are internally terminated to 100Ω differential and self-biased. This section covers coupling, frequency range, level, duty-cycle, jitter, and layout considerations.

17.2.1 CLK Coupling

The clock inputs of the ADC10D1000/1500 must be capacitively coupled to the clock pins as indicated in Figure 18.

30066347

FIGURE 18. Differential Input Clock Connection

The choice of capacitor value will depend on the clock frequency, capacitor component characteristics and other system economic factors. For example, on the ADC10D1000/1500RB, the capacitors have the value $\textsf{C}_\textsf{cou}$. $_{\text{ple}}$ = 4.7 nF which yields a highpass cutoff frequency, f_c = 677.2 kHz.

17.2.2 CLK Frequency

Although the ADC10D1000/1500 is tested and its performance is guaranteed with a differential 1.0/1.5 GHz sampling clock, it will typically function well over the input clock frequency range; see $f_{CLK}(min)$ and $f_{CLK}(max)$ in [Table 13](#page-23-0). Operation up to $f_{CLK}(max)$ is possible if the maximum ambient temperatures indicated are not exceeded. Operating at sample rates above $f_{CLK}(max)$ for the maximum ambient temperature may result in reduced device reliability and product lifetime. This is due to the fact that higher sample rates results in higher power consumption and die temperatures. If $f_{\text{Cl K}}$ < 300 MHz, enable LFS in the Control Register (Addr: 0**h**, Bit 8).

17.2.3 CLK Level

The input clock amplitude is specified as V_{IN_CLK} in [Table](#page-20-0) [10](#page-20-0). Input clock amplitudes above the max V_{IN} C_{LK} may result in increased input offset voltage. This would cause the converter to produce an output code other than the expected 511/512 when both input pins are at the same potential. Insufficient input clock levels will result in poor dynamic performance. Both of these results may be avoided by keeping the clock input amplitude within the specified limits of V_{IN-CLK} .

17.2.4 CLK Duty Cycle

The duty cycle of the input clock signal can affect the performance of any A/D converter. The ADC10D1000/1500 features a duty cycle clock correction circuit which can maintain performance over the 20%-to-80% specified clock duty-cycle range. This feature is enabled by default and provides improved ADC clocking, especially in the Dual-Edge Sampling (DES) Mode.

17.2.5 CLK Jitter

High speed, high performance ADCs such as the AD-C10D1000/1500 require a very stable input clock signal with minimum phase noise or jitter. ADC jitter requirements are defined by the ADC resolution (number of bits), maximum ADC input frequency and the input signal amplitude relative to the ADC input full scale range. The maximum jitter (the sum of the jitter from all sources) allowed to prevent a jitter-induced reduction in SNR is found to be

$$
\rm t_{J(MAX)} = (\ V_{IN(P-P)} / \ V_{FSR}) \times (1/(2^{(N+1)} \times \pi \times f_{IN}))
$$

where $t_{J(MAX)}$ is the rms total of all jitter sources in seconds, $V_{\text{IN(P-P)}}$ is the peak-to-peak analog input signal, V_{FSR} is the full-scale range of the ADC, "N" is the ADC resolution in bits and f_{IN} is the maximum input frequency, in Hertz, at the ADC analog input.

t_{J(MAX)} is the square root of the sum of the squares (RSS) sum of the jitter from all sources, including: the ADC input clock, system, input signals and the ADC itself. Since the effective jitter added by the ADC is beyond user control, it is recommended to keep the sum of all other externally added jitter to a minimum.

17.2.6 CLK Layout

The ADC10D1000/1500 clock input is internally terminated with a trimmed 100Ω resistor. The differential input clock line pair should have a characteristic impedance of 100Ω and (when using a balun), be terminated at the clock source in that (100Ω) characteristic impedance.

It is good practice to keep the ADC input clock line as short as possible, to keep it well away from any other signals and to treat it as a transmission line. Otherwise, other signals can introduce jitter into the input clock signal. Also, the clock signal can introduce noise into the analog path if it is not properly isolated.

17.3 THE LVDS OUTPUTS

The Data, ORI, ORQ, DCLKI and DCLKQ outputs are LVDS. The electrical specifications of the LVDS outputs are compatible with typical LVDS receivers available on ASIC and FPGA chips; but they are not IEEE or ANSI communications standards compliant due to the low +1.9V supply used on this chip. These outputs should be terminated with a 100Ω differential resistor placed as closely to the receiver as possible. This section covers common-mode and differential voltage, and data rate.

17.3.1 Common-mode and Differential Voltage

The LVDS outputs have selectable common-mode and differential voltage, V_{OS} and V_{OD} ; see [Table 11](#page-21-0). See [Sec](#page-48-0)[tion 16.3.2 Output Control and Adjust](#page-48-0) for more information.

Selecting the higher V_{OS} will also increase V_{OD} slightly. The differential voltage, V_{OD} , may be selected for the higher or lower value. For short LVDS lines and low noise systems, satisfactory performance may be realized with the lower V_{OD}. This will also result in lower power consumption. If the LVDS lines are long and/or the system in which the ADC10D1000/1500 is used is noisy, it may be necessary to select the higher V_{OD} .

17.3.2 Output Data Rate

The data is produced at the output at the same rate as it is sampled at the input. The minimum recommended input clock rate for this device is $f_{CLK(MIN)}$; see [Table 13](#page-23-0). However, it is

possible to operate the device in 1:2 Demux Mode and capture data from just one 10-bit bus, e.g. just DI (or DId) although both DI and DId are fully operational. This will decimate the data by two and effectively halve the data rate.

17.3.3 Terminating RSV Pins

The RSV pins are used for internal purposes. They may be left unconnected and floating or connected as shown in Figure 19.

FIGURE 19. RSV Pin Connection

This board configuration is recommended if the RSV pins are connected to FPGA input pins and must be forced to a known voltage. The value of the 100Ω resistor should not be changed, but the 1kΩ resistors may be changed based upon the requirements of the specific FPGA.

17.3.4 Terminating Unused LVDS Output Pins

If the ADC is used in Non-Demux Mode, then only the DI and DQ data outputs will have valid data present on them. The DId and DQd data outputs may be left not connected; if unused, they are internally tri-stated.

Similarly, if the Q-channel is powered-down (i.e. PDQ is logichigh), the DQ data output pins, DCLKQ and ORQ should be left not connected.

17.4 SYNCHRONIZING MULTIPLE ADC10D1000/1500S IN A SYSTEM

The ADC10D1000/1500 has two features to assist the user with synchronizing multiple ADCs in a system; AutoSync and

DCLK Reset. The AutoSync feature is new and designates one ADC10D1000/1500 as the Master ADC and other ADC10D1000/1500s in the system as Slave ADCs. The DCLK Reset feature performs the same function as the AutoSync feature, but is the first generation solution to synchronizing multiple ADCs in a system; it is disabled by default. For the application in which there are multiple Master and Slave ADC10D1000/1500s in a system, AutoSync may be used to synchronize the Slave ADC10D1000/1500(s) to each respective Master ADC10D1000/1500 and the DCLK Reset may be used to synchronize the Master ADC10D1000/1500s to each other.

ADC10D1000/1500ADC1000/1500

If the AutoSync or DCLK Reset feature is not used, see Table 26 for recommendations about terminating unused pins.

17.4.1 AutoSync Feature

AutoSync is a new feature which continuously synchronizes the outputs of multiple ADC10D1000/1500s in a system. It may be used to synchronize the DCLK and data outputs of one or more Slave ADC10D1000/1500s to one Master AD-C10D1000/1500. Several advantages of this feature include: no special synchronization pulse required, any upset in synchronization is recovered upon the next DCLK cycle, and the Master/Slave ADC10D1000/1500s may be arranged as a binary tree so that any upset will quickly propagate out of the system.

An example system is shown below in Figure 20 which consists of one Master ADC and two Slave ADCs. For simplicity, only one DCLK is shown; in reality, there is DCLKI and DCLKQ, but they are always in phase with one another.

In order to synchronize the DCLK (and Data) outputs of multiple ADCs, the DCLKs must transition at the same time, as well as be in phase with one another. The DCLK at each ADC is generated from the CLK after some latency, plus t_{OD} minus t_{AD} . Therefore, in order for the DCLKs to transition at the same time, the CLK signal must reach each ADC at the same time. To tune out any differences in the CLK path to each ADC, the t_{AD} adjust feature may be used. However, using the t_{AD} adjust feature will also affect when the DCLK is produced at the output. If the device is in Demux Mode, then there are four possible phases which each DCLK may be generated on because the typical $CLK = 1$ GHz and $DCLK = 250$ MHz for this case. The RCLK signal controls the phase of the DCLK, so that each Slave DCLK is on the same phase as the Master DCLK.

The AutoSync feature may only be used via the Control Registers.

17.4.2 DCLK Reset Feature

The DCLK reset feature is available via ECM, but it is disabled by default. DCLKI and DCLKQ are always synchronized, by design, and do not require a pulse from DCLK_RST to become synchronized.

The DCLK_RST signal must observe certain timing require-ments, which are shown in [Figure 9](#page-31-0) of the Timing Diagrams. The DCLK_RST pulse must be of a minimum width and its deassertion edge must observe setup and hold times with respect to the CLK input rising edge. These timing specifications are listed as t_{PWR} , t_{SR} and t_{HR} and may be found in [Table](#page-23-0) [13](#page-23-0).

The DCLK_RST signal can be asserted asynchronously to the input clock. If DCLK_RST is asserted, the DCLK output is held in a designated state (logic-high) in Demux Mode; in Non-Demux Mode, the DCLK continues to function normally. Depending upon when the DCLK_RST signal is asserted, there may be a narrow pulse on the DCLK line during this reset event. When the DCLK_RST signal is de-asserted, there are $t_{SYNC-DLY}$ CLK cycles of systematic delay and the next CLK rising edge synchronizes the DCLK output with those of other ADC10D1000/1500s in the system. For 90° Mode (DDRPh = logic-high), the synchronizing edge occurs on the rising edge of CLK, 4 cycles after the first rising edge of CLK after DCLK_RST is released. For 0° Mode (DDRPh = logic-low), this is 5 cycles instead. The DCLK output is enabled again after a constant delay of t_{OD} .

For both Demux and Non-Demux Modes, there is some uncertainty about how DCLK comes out of the reset state for the first DCLK_RST pulse. For the second (and subsequent) DCLK_RST pulses, the DCLK will come out of the reset state in a known way. Therefore, if using the DCLK Reset feature, it is recommended to apply one "dummy" DCLK_RST pulse before using the second DCLK_RST pulse to synchronize the outputs. This recommendation applies each time the device or channel is powered-on.

When using DCLK_RST to synchronize multiple ADC10D1000/1500s, it is required that the Select Phase bits in the Control Register (Addr: E**h**, Bits 3,4) be the same for each Master ADC10D1000/1500.

17.5 SUPPLY/GROUNDING, LAYOUT AND THERMAL RECOMMENDATIONS

17.5.1 Power Planes

All supply buses for the ADC should be sourced from a common linear voltage regulator. This ensures that all power buses to the ADC are turned on and off simultaneously. This single source will be split into individual sections of the power plane, with individual decoupling and connection to the different power supply buses of the ADC. Due to the low voltage but relatively high supply current requirement, the optimal solution may be to use a switching regulator to provide an intermediate low voltage, which is then regulated down to the final ADC supply voltage by a linear regulator. Please refer to the documentation provided for the ADC10D1000/1500RB for additional details on specific regulators that are recommended for this configuration.

Power for the ADC should be provided through a broad plane which is located on one layer adjacent to the ground plane(s). Placing the power and ground planes on adjacent layers will provide low impedance decoupling of the ADC supplies, especially at higher frequencies. The output of a linear regulator should feed into the power plane through a low impedance multi-via connection. The power plane should be split into individual power peninsulas near the ADC. Each peninsula should feed a particular power bus on the ADC, with decoupling for that power bus connecting the peninsula to the ground plane near each power/ground pin pair. Using this technique can be difficult on many printed circuit CAD tools. To work around this, zero ohm resistors can be used to connect the power source net to the individual nets for the different ADC power buses. As a final step, the zero ohm resistors can be removed and the plane and peninsulas can be connected manually after all other error checking is completed.

17.5.2 Bypass Capacitors

The general recommendation is to have one 100nF capacitor for each power/ground pin pair. The capacitors should be surface mount multi-layer ceramic chip capacitors similar to Panasonic part number ECJ-0EB1A104K.

17.5.3 Ground Planes

Grounding should be done using continuous full ground planes to minimize the impedance for all ground return paths, and provide the shortest possible image/return path for all signal traces.

17.5.4 Power System Example

The ADC10D1000/1500RB uses continuous ground planes (except where clear areas are needed to provide appropriate impedance management for specific signals), see [Figure 21](#page-56-0). Power is provided on one plane, with the 1.9V ADC supply being split into multiple zones or peninsulas for the specific power buses of the ADC. Decoupling capacitors are connected between these power bus peninsulas and the adjacent power planes using vias. The capacitors are located as close to the individual power/ground pin pairs of the ADC as possible. In most cases, this means the capacitors are located on the opposite side of the PCB to the ADC.

17.5.5 Thermal Management

The Heat Slug Ball Grid Array (HSBGA) package is a modified version of the industry standard plastic BGA (Ball Grid Array) package. Inside the package, a copper heat spreader cap is attached to the substrate top with exposed metal in the center top area of the package. This results in a 20% improvement (typical) in thermal performance over the standard plastic BGA package.

FIGURE 22. HSBGA Conceptual Drawing

The center balls are connected to the bottom of the die by vias in the package substrate, Figure 22. This gives a low thermal resistance between the die and these balls. Connecting these balls to the PCB ground planes with a low thermal resistance path is the best way dissipate the heat from the ADC. These pins should also be connected to the ground plane via a low impedance path for electrical purposes. The direct connection to the ground planes is an easy method to spread heat away from the ADC. Along with the ground plane, the parallel power planes will provide additional thermal dissipation.

The center ground balls should be soldered down to the recommended ball pads (See AN-1126). These balls will have wide traces which in turn have vias which connect to the internal ground planes, and a bottom ground pad/pour if possible. This ensures a good ground is provided for these balls, and that the optimal heat transfer will occur between these balls and the PCB ground planes.

In spite of these package enhancements, analysis using the standard JEDEC JESD51-7 four-layer PCB thermal model shows that ambient temperatures must be limited to a max of 70°C to ensure a safe operating junction temperature for the ADC10D1500. However, most applications using the AD-C10D1500 will have a printed circuit board which is more complex than that used in JESD51-7. Typical circuit boards will have more layers than the JESD51-7 (eight or more), several of which will be used for ground and power planes. In those applications, the thermal resistance parameters of the ADC10D1500 and the circuit board can be used to determine the actual safe ambient operating temperature up to a maximum of 85°C.

Three key parameters are provided to allow for modeling and calculations. Because there are two main thermal paths between the ADC die and external environment, the thermal resistance for each of these paths is provided. θ_{JC1} represents the thermal resistance between the die and the exposed metal area on the top of the HSBGA package. θ_{JC2} represents the thermal resistance between the die and the center group of balls on the bottom of the HSBGA package. The final parameter is the allowed maximum junction temperature, which is 138°C.

In other applications, a heat sink or other thermally conductive path can be added to the top of the HSBGA package to remove heat. In those cases, θ _{JC1} can be used along with the thermal parameters for the heat sink or other thermal coupling added. Representative heat sinks which might be used with the ADC10D1000/1500 include the Cool Innovations p/n 3-1212XXG and similar products from other vendors. In many applications, the printed circuit board will provide the primary thermal path conducting heat away from the ADC package. In those cases, θ_{JC2} can be used in conjunction with printed circuit board thermal modeling software to determine the allowed operating conditions that will maintain the die temperature below the maximum allowable limit. Additional dissipation can be achieved by coupling a heat sink to the copper pour area on the bottom side of the printed circuit board.

Typically, dissipation will occur through one predominant thermal path. In these cases, the following calculations can be used to determine the maximum safe ambient operating temperature:

$$
T_J = T_A + P_D \times (\theta_{JC} + \theta_{CA})
$$

138°C = T_A + 3.98W × (θ_{JC}+θ_{CA})

For θ_{JC} , the value for the primary thermal path in the given application environment should be used (θ_{JC1} or θ_{JC2}). θ_{CA} is the thermal resistance from the case to ambient, which would typically be that of the heat sink used. Using this relationship and the desired ambient temperature, the required heat sink thermal resistance can be found. Alternately, the heat sink thermal resistance can be used to find the maximum ambient temperature. For more complex systems, thermal modeling software can be used to evaluate the printed circuit board system and determine the expected junction temperature given the total system dissipation and ambient temperature.

17.6 SYSTEM POWER-ON CONSIDERATIONS

There are a couple important topics to consider associated with the system power-on event including configuration and calibration, and the Data Clock.

17.6.1 Power-on, Configuration, and Calibration

Following the application of power to the ADC10D1000/1500, several events must take place before the output from the ADC10D1000/1500 is valid and at full performance; at least one full calibration must be executed with the device configured in the desired mode.

Following the application of power to the ADC10D1000/1500, there is a delay of t_{CalDiv} and then the Power-on Calibration is executed. This is why it is recommended to set the CalDly Pin via an external pull-up or pull-down resistor. Then, the state

of that input will be determined at the same time that power is applied to the ADC and t_{CalDIV} will be a known quantity. For the purpose of this section, it is assumed that CalDly is set as recommended.

The Control Bits or Pins must be set or written to configure the ADC10D1000/1500 in the desired mode. This must take place via either Extended Control Mode or Non-ECM (Pin Control Mode) before subsequent calibrations will yield an output at full performance in that mode. Some examples of modes include DES/Non-DES Mode, Demux/Non-demux Mode, and Full-Scale Range.

The simplest case is when device is in Non-ECM and the Control Pins are set by pull-up/down resistors, see Figure 23. For this case, the settings to the Control Pins ramp concurrently to the ADC voltage. Following the delay of t_{CalDly} and the calibration execution time, t_{CAL} , the output of the AD-C10D1000/1500 is valid and at full performance. If it takes longer than t_{CalDly} for the system to stabilize at its operating temperature, it is recommended to execute an on-command calibration at that time.

Another case is when the FPGA writes to the Control Pins (Non-ECM) or to the SPI (ECM), see Figure 24. It is always necessary to comply with the Operating Ratings and Absolute Maximum ratings, i.e. the Control Pins may not be driven below the ground or above the supply, regardless of what the voltage currently applied to the supply is. Therefore, it is not recommended to write to the Control Pins or SPI before power is applied to the ADC10D1000/1500. As long as the FPGA has completed writing to the Control Pins or SPI, the Poweron Calibration will result in a valid output at full performance. Once again, if it takes longer than t_{CalDly} for the system to stabilize at its operating temperature, it is recommended to execute an on-command calibration at that time.

Due to system requirements, it may not be possible for the FPGA to write to the Control Pins or SPI before the Power-on Calibration takes place, see [Figure 25](#page-59-0). It is not critical to configure the device before the Power-on Calibration, but it is critical to realize that the output for such a case is not at its full performance. Following an On-command Calibration, the device will be at its full performance.

FIGURE 23. Power-on with Control Pins set by Pull-up/down Resistors

FIGURE 25. Power-on with Control Pins set by FPGA post Power-on Cal

17.6.2 Power-on and Data Clock (DCLK)

Many applications use the DCLK output for a system clock. For the ADC10D1000/1500, each I- and Q-channel has its own DCLKI and DCLKQ, respectively. The DCLK output is always active, unless that channel is powered-down or the DCLK Reset feature is used while the device is in Demux Mode. As the supply to the ADC10D1000/1500 ramps, the DCLK also comes up, see this example from the ADC10D1000/1500RB: Figure 26. While the supply is too low, there is no output at DCLK. As the supply continues to ramp, DCLK functions intermittently with irregular frequency, but the amplitude continues to track with the supply. Much below the low end of operating supply range of the AD-C10D1000/1500, the DCLK is already fully operational.

FIGURE 26. Supply and DCLK Ramping

17.7 RECOMMENDED SYSTEM CHIPS

National recommends these other chips including temperature sensors, clocking devices, and amplifiers in order to support the ADC10D1000/1500 in a system design.

17.7.1 Temperature Sensor

The ADC10D1000/1500 has an on-die temperature diode connected to pins Tdiode+/- which may be used to monitor the die temperature. National also provides a family of temperature sensors for this application which monitor different numbers of external devices, see Table 27.

The temperature sensor (LM95235/13/14) is an 11-bit digital temperature sensor with a 2-wire System Management Bus (SMBus) interface that can monitor the temperature of one, two, or four remote diodes as well as its own temperature. It can be used to accurately monitor the temperature of up to one, two, or four external devices such as the AD-C10D1000/1500, a FPGA, other system components, and the ambient temperature.

The temperature sensor reports temperature in two different formats for +127.875°C/-128°C range and 0°/255°C range. It has a Sigma-Delta ADC core which provides the first level of noise immunity. For improved performance in a noise environment, the temperature sensor includes programmable digital filters for Remote Diode temperature readings. When the digital filters are invoked, the resolution for the Remote Diode readings increases to 0.03125°C. For maximum flexibility and best accuracy, the temperature sensor includes offset registers that allow calibration of other diode types.

Diode fault detection circuitry in the temperature sensor can detect the absence or fault state of a remote diode: whether D+ is shorted to the power supply, D- or ground, or floating.

In the following of a typical application, the LM95213 is used to monitor the temperature of an ADC10D1000/1500 as well as a FPGA, see [Figure 27](#page-60-0).

FIGURE 27. Typical Temperature Sensor Application

17.7.2 Clocking Device

The clock source can be a PLL/VCO device such as the LMX2531LQxxxx family of products. The specific device should be selected according to the desired ADC sampling clock frequency. The ADC10D1000/1500RB uses the LMX2531LQ1510E, with the ADC clock source provided by the Aux PLL output. Other devices which may be considered based on clock source, jitter cleaning, and distribution purposes are the LMK01XXX, LMK02XXX, LMK03XXX and LMK04XXX product families.

17.7.3 Amplifier

The following amplifiers can be used for ADC10D1000/1500 applications which require DC coupled input or signal gain, neither of which can be provided with a transformer coupled input circuit:

18.0 Register Definitions

Ten read/write registers provide several control and configuration options in the Extended Control Mode. These registers have no effect when the device is in the Non-extended Control Mode. Each register description below also shows the Power-On Reset (POR) state of each control bit. See Table 29 for a summary. For a description of the functionality and timing to read/write the control registers, see [Section 16.2.2.1 The Serial Interface](#page-44-0).

TABLE 29. Register Addresses

Configuration Register 1

Bit 15 CAL: Calibration Enable. When this bit is set to 1**b**, an on-command calibration is initiated. This bit is not reset automatically upon completion of the calibration. Therefore, the user must reset this bit to 0**b** and then set it to 1**b** again to execute another calibration. This bit is logically OR'd with the CAL Pin; both bit and pin must be set to 0**b** before either is used to execute a calibration.

Bit 14 DPS: DDR Phase Select. Set this bit to 0**b** to select the 0° Mode DDR Data-to-DCLK phase relationship and to 1**b** to select the 90° Mode. This bit has no effect when the device is in Non-Demux Mode.

- Bit 12 TPM: Test Pattern Mode. When this bit is set to 1**b**, the device will continually output a fixed digital pattern at the digital Data and OR outputs. When set to 0**b**, the device will continually output the converted signal, which was present at the analog inputs. See [Section 16.3.2.6 Test Pattern Mode](#page-48-0) for details about the TPM pattern.
- Bit 11 PDI: Power-down I-channel. When this bit is set to 0**b**, the I-channel is fully operational, but when it is set to 1**b**, the I-channel is powered-down. The I-channel may be powered-down via this bit or the PDI Pin, which is active, even in ECM.
- Bit 10 PDQ: Power-down Q-channel. When this bit is set to 0**b**, the Q-channel is fully operational, but when it is set to 1**b**, the Q-channel is powered-down. The Q-channel may be powered-down via this bit or the PDQ Pin, which is active, even in ECM.
- Bit 9 Reserved. Must be set to 0**b**.
- Bit 8 LFS: Low-Frequency Select. If the sampling clock (CLK) is at or below 300 MHz, set this bit to 1**b**.
- Bit 7 DES: Dual-Edge Sampling Mode select. When this bit is set to 0**b**, the device will operate in the Non-DES Mode; when it is set to 1**b**, the device will operate in the DES Mode. See [Section 16.3.1.4 DES/Non-DES Mode](#page-47-0) for more information.
- Bit 6 DEQ: DES Q-input select, a.k.a. DESQ Mode. When the device is in DES Mode, this bit can select the input that the device will operate on. The default setting of 0**b** selects the I-input and 1**b** selects the Q-input.
- Bit 5 DIQ: DES I- and Q-input, a.k.a. DESIQ Mode. When in DES Mode, setting this bit to 1**b** shorts the I- and Qinputs. If the bit is left at its default 0**b**, the I- and Q-inputs remain electrically separate. To operate the device in DESIQ Mode, Bits<7:5> must be set to 101**b**. In this mode, both the I- and Q-inputs must be externally driven.
- Bit 4 2SC: Two's Complement output. For the default setting of 0**b**, the data is output in Offset Binary format; when set to 1**b**, the data is output in Two's Complement format.
- Bits 3:0 Reserved. Must be set to 0**b**.

VCMO Adjust

Bits 15:8 Reserved. Must be set as shown.

Bits 7:5 VCA(2:0): V_{CMO} Adjust. Adjusting from the default VCA(2:0) = 0**d** to VCA(2:0) = 7**d** decreases V_{CMO} from it's typical value (see V_{CMO} in [Table 8](#page-19-0)) to 1.05V by increments of ~28.6 mV.

Bits 4:0 Reserved. Must be set as shown.

Bit 13 OVS: Output Voltage Select. This bit sets the differential voltage level for the LVDS outputs including Data, OR, and DCLK. Ob selects the lower level and 1b selects the higher level. See V_{OD} in [Table 11](#page-21-0)for details.

I-channel Offset Adjust

Bits 15:13 Reserved. Must be set to 0**b**.

- Bit 12 OS: Offset Sign. The default setting of 0**b** incurs a positive offset of a magnitude set by Bits 11:0 to the ADC output. Setting this bet to 1**b** incurs a negative offset of the set magnitude.
- Bits 11:0 OM(11:0): Offset Magnitude. These bits determine the magnitude of the offset set at the ADC output (straight binary coding). The range is from 0 mV for OM(11:0) = 0**d** to 45 mV for OM(11:0) = 4095**d** in steps of ~11 µV. Monotonicity is guaranteed by design only for the 9 MSBs.

I-channel Full Scale Range Adjust

Bit 15 Reserved. Must be set to 0**b**.

Bits 14:0 FM(14:0): FSR Magnitude. These bits increase the ADC full-scale range magnitude (straight binary coding.) The range is from 600 mV (0**d**) to 980 mV (32767**d**) with the default setting at 790 mV (16384**d**). Monotonicity is guaranteed by design only for the 9 MSBs. The mid-range (low) setting in ECM corresponds to the nominal (low) setting in Non-ECM. A greater range of FSR values is available in ECM, i.e. FSR values above 790 mV. See V_{IN-FSR} in [Table 8](#page-19-0) for characterization details.

Calibration Adjust

- Bit 15 Reserved. Must be set as shown.
- Bit 14 CSS: Calibration Sequence Select. The default 1**b** selects the following calibration sequence: reset all previously calibrated elements to nominal values, do R_{IN} Calibration, do internal linearity Calibration. Setting CSS = 0**b** selects the following calibration sequence: do not reset R_{IN} to its nominal value, skip R_{IN} calibration, do internal linearity Calibration. The calibration must be completed at least one time with CSS = 1**b** to calibrate R_{IN} . Subsequent calibrations may be run with CSS = 0**b** (skip R_{IN} calibration) or 1**b** (full R_{IN} and internal linearity Calibration).

Bits 13:10 Reserved. Must be set as shown.

- Bits 9:8 CMS(1:0): Calibration Mode Select. These bits affect the length of time taken to calibrate the internal linearity. See t_{CAL} in [Table 13](#page-23-0).
- Bit 7 SSC: SPI Scan Control. Setting this control bit to 1**b** allows the calibration values, stored in Addr: 5**h**, to be read/ written. When not reading/writing the calibration values, this control bit should left at its default 0**b** setting.
- Bits 6:0 Reserved. Must be set as shown.

Calibration Values

Bits 15:0 SS(15:0): SPI Scan. When the ADC performs a self-calibration, the values for the calibration are stored in this register and may be read from/ written to it. Set SSC (Addr: 4**h**, Bit 7) to read/write.

Reserved

Bits 15:0 Reserved. Must be set as shown.

Reserved

Bits 15:0 Reserved. Must be set as shown.

Reserved

Bits 15:0 Reserved. Must be set as shown.

Reserved

Bits 15:0 Reserved. Must be set as shown.

Q-channel Offset Adjust

Bits 15:13 Reserved. Must be set to 0**b**.

Bit 12 OS: Offset Sign. The default setting of 0**b** incurs a positive offset of a magnitude set by Bits 11:0 to the ADC output. Setting this bet to 1**b** incurs a negative offset of the set magnitude.

Bits 11:0 OM(11:0): Offset Magnitude. These bits determine the magnitude of the offset set at the ADC output (straight binary coding). The range is from 0 mV for OM(11:0) = 0**d** to 45 mV for OM(11:0) = 4095**d** in steps of ~11 µV. Monotonicity is guaranteed by design only for the 9 MSBs.

Q-channel Full-Scale Range Adjust

Bit 15 Reserved. Must be set to 0**b**.

Bits 14:0 FM(14:0): FSR Magnitude. These bits increase the ADC full-scale range magnitude (straight binary coding.) The range is from 600 mV (0**d**) to 980 mV (32767**d**) with the default setting at 790 mV (16384**d**). Monotonicity is guaranteed by design only for the 9 MSBs. The mid-range (low) setting in ECM corresponds to the nominal (low) setting in Non-ECM. A greater range of FSR values is available in ECM, i.e. FSR values above 790 mV. See V_{IN-FSR} in [Table 8](#page-19-0) for characterization details.

Aperture Delay Coarse Adjust

Bits 15:4 CAM(11:0): Coarse Adjust Magnitude. This 12-bit value determines the amount of delay that will be applied to the input CLK signal. The range is 0 ps delay for CAM(11:0) = 0**d** to a maximum delay of 825 ps for $CAM(11:0) = 2431d$ (±95 ps due to PVT variation) in steps of \sim 340 fs. For code CAM(11:0) = 2432d and above, the delay saturates and the maximum delay applies. Additional, finer delay steps are available in register D**h**. Either STA (Bit 3) or SA (Addr: D**h**, Bit 8) must be selected to enable this function.

Bit 3 STA: Select t_{AD} Adjust. Set this bit to 1**b** to enable the t_{AD} adjust feature, which will make both coarse and fine adjustment settings, i.e. CAM(11:0) and FAM(5:0), available.

Bit 2 DCC: Duty Cycle Correct. This bit can be set to 0**b** to disable the automatic duty-cycle stabilizer feature of the chip. This feature is enabled by default.

Bits 1:0 Reserved. Must be set to 0**b**.

Aperture Delay Fine Adjust and LC Filter Adjust

Bits 15:10 FAM(5:0): Fine Aperture Adjust Magnitude. This 6-bit value determines the amount of additional delay that will be applied to the input CLK when the Clock Phase Adjust feature is enabled via STA (Addr: C**h**, Bit 3) or SA (Addr: D**h**, Bit 8). The range is straight binary from 0 ps delay for FAM(5:0) = 0**d** to 2.3 ps delay for FAM(5:0) = $63d$ (± 300 fs due to PVT variation) in steps of ~ 36 fs.

Bit 9 Reserved. Must be set to 0**b**.

- Bit 8 SA: Select t_{AD} and LC filter Adjust. Set this bit to 1**b** to enable the t_{AD} and LC filter adjust features. Using this bit is the same as enabling STA (Addr: C**h**, Bit 3), but also enables the LC filter to clean the clock jitter. If SA is enabled, then the value of the STA bit is ignored.
- Bits 7:0 LCF(7:0): LC tank select Frequency. Use these bits to select the center frequency of the LC filter on the clock input. The range is from 0.8 GHz (255**d**) to 1.5 GHz (0**d**). Note that the tuning range is not binary encoded, and the eight bits are thermometer encoded, i.e. the mid value of 1.1 GHz tuning is achieved with LCF(7:0) = 0000 1111**b**.

AutoSync

Bits 15:6 DRC(9:0): Delay Reference Clock (9:0). These bits may be used to increase the delay on the input reference clock when synchronizing multiple ADCs. The minimum delay is 0s (0**d**) to 1000 ps (639**d**). The delay remains the maximum of 1000 ps for any codes above or equal to 639**d**.

Bit 5 Reserved. Must be set to 0**b**.

- Bits 4:3 SP(1:0): Select Phase. These bits select the phase of the reference clock which is latched. The codes correspond to the following phase shift:
	- $00 = 0^{\circ}$
	- $01 = 90^{\circ}$
	- $10 = 180^{\circ}$
	- $11 = 270^{\circ}$
- Bit 2 ES: Enable Slave. Set this bit to 1**b** to enable the Slave Mode of operation. In this mode, the internal divided clocks are synchronized with the reference clock coming from the master ADC. The master clock is applied on the input pins RCLK. If this bit is set to 0**b**, then the device is in Master Mode.
- Bit 1 DOC: Disable Output reference Clocks. Setting this bit to 0**b** sends a CLK/4 signal on RCOut1 and RCOut2. The default setting of 1**b** disables these output drivers. This bit functions as described, regardless of whether the device is operating in Master or Slave Mode, as determined by ES (Bit 2).
- Bit 0 DR: Disable Reset. The default setting of 1**b** leaves the DCLK_RST functionality disabled. Set this bit to 0**b** to enable DCLK_RST functionality.

Reserved

Bits 15:0 Reserved. This address is read only.

19.0 Physical Dimensions inches (millimeters) unless otherwise noted

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com

National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com