

# ISL78226EVKIT1Z, ISL78224EVKIT2Z Evaluation Kits and Software User Manual

Automotive Group

User's Manual

Rev.4.00 Jun 7, 2019

# RENESAS

# ISL78226EVKIT1Z, ISL78224EVKIT2Z

Evaluation Kits and Software User Guide

UG073 Rev.4.00 Jun 7, 2019

**USER'S MANUAL** 

## 1. Overview

This user guide enables you to quickly install the software, set up and configure the hardware, use the hardware with the ISLUSBADAPT-EVZ dongle, and use the software to read and write to the ISL78226 and ISL78224 data registers. This guide includes step-by-step setup instructions for the software and hardware, an overview of software operation, and a detailed description of the software functions. Operation is similar for both the ISL78226 and ISL78224. This guide describes the operation of the ISL78226. Details specific to the ISL78224 are highlighted and discussed.

The ISL78226 and ISL78224 software enables control and observation of register settings and functional status of the controllers. It works primarily through a USB to  $I^2C$  interface dongle that enables logic (GPIO) control of discrete pins of the controllers.

This software allows you to interact and evaluate all aspects of the <u>ISL78226</u> and <u>ISL78224</u> PWM controllers. It is designed to enable you to quickly configure register settings and mode selections. The approximately 60 control selections are programmable at the register hex level or from user-selectable combo controls in the software. The software can also poll more than 70 alert and operation indicators.

## 1.1 Software Key Features

- I<sup>2</sup>C/PMBus compatible digital interface
- Read/write registers using direct hex or human translated interface elements
- Quick access control of EN and PWM\_EN pins
- Functional combo box selection of more than 60 control register setting selections
- Direct hex read of fault and status registers
- Functional display of faults and operating status
- File-based save and recall of control register values
- User-selectable automatic startup options

## 1.2 Specifications

The ISL78226EVKIT1Z and ISL78224EVKIT2Z are configured and optimized for the following operating conditions:

- $V_{IN} = 5V$  to 64V
- BAT12 = 12V
- BAT48 = 48V
- VIN\_FLY = 5V to 64V
- Efficiency = >95%, 12V at 100A, Buck mode input at 48V

#### 1.3 Related Literature

For a full list of related documents visit our website:

• ISL78226 and ISL78224 product pages

## 1.4 Ordering Information

Part Number	Description		
ISL78226EVKIT1Z	Evaluation kit for the ISL78226 6-phase PWM controller		
ISL78224EVKIT2Z	Evaluation kit for the ISL78224 4-phase PWM controller		



#### 1.5 Kit Contents

The evaluation kit contains:

- ISL78226EVAL1Z or ISL78224EVAL2Z evaluation board
- $\bullet$  ISLUSBADAPT-EVZ REV A USB to I^2C interface kit
- USB cable, I<sup>2</sup>C cable (four wires), and GPIO cable (11 wires)



Figure 1. ISL78226 Simplified Typical Application Schematic







Figure 2. ISL78224 Simplified Typical Application Schematic



# Contents

1.	Overview	2
1.1	Software Key Features	2
1.2	Specifications	2
1.3		2
1.4		2
1.5		
2.	Quick Start Videos	6
3.	Functional Description	7
3.1	Operating Range	7
3.2	Getting Started.	/
3.3 24	Quick Hardware Setup Guide	/
3.4 3.5		9 13
A 0.0	Overview Using the Software	. 10 24
<b>4</b> .	Ouick Access Control Panel	. <b>24</b> 24
4.1		. 24
4.3	Tab Overviews	. 27
5	Using the Software - Detailed	29
51	Startup	29
5.2	Control Regs (Hex) Tab	. 32
5.3	Control Registers Tab	. 33
5.4	Status Regs (Hex) Tab	. 36
5.5	Alert Display Tab	. 37
5.6	Config & Status Tab	. 39
6.	Alternate Configurations	. 41
6.1	Buck Operation of the ISL78224EVAL2Z without Flyback and with the GUI	. 41
6.2	Buck operation of the ISL78224EVAL2Z without flyback and without GPIO from the GUI	. 42
6.3	Boost Operation of the ISL/8224EVAL2Z without Flyback and with the GUI	. 43
0.4	Boost Operation of the ISL 78226EVAL22 without Flyback and without GPIO from the GUI	. 44
6.6	Buck Operation of the ISL 78226EVAL 17 without Flyback and without GPIO from the GUI	. 45
6.7	Boost Operation of the ISL 78226EVAL1Z without Flyback and with the GUI	. 47
6.8	Boost Operation of the ISL78226EVAL1Z without Flyback and without GPIO from the GUI	. 48
7.	PCB Lavout Guidelines	. 50
7.1	Maximum Operating Power for Evaluation Boards	. 50
7.2	Evaluation Boards	. 51
7.3	ISL78226EVAL1Z Circuit Schematics	. 52
7.4	ISL78224EVAL2Z Circuit Schematics	. 62
7.5	ISLUSBADAPT-EVZ Schematic	. 70
7.6	ISL78226EVAL1Z Bill of Materials	. 71
1.1	ISL/8224EVAL2Z BIII of Materials.	. 75
1.0 7.0	ISL/0220E VAL 12 DUALU LAYOUL (SIX LAYEIS)	. /ð go
1.9 0		. 00
<b>ö.</b> ₀₁	Coin Phase Plots Ruck and Rocat	100
0.1 タク	Gain Filase Mols, Duck and Boost	100
o.2		102
J.	Revision distoly	103



## 2. Quick Start Videos

The following quick start videos explain how to load the software and describe the basic functionality of the software. The titles of the videos are:

- ISL78226 PWM Controller Webinar
- <u>Automotive 6-Phase Bidirectional PWM Controller Video</u>
- ISL78226EVAL1Z: Software and Hardware
- ISL78226EVKIT1Z: Phase Dropping and Tracking



## 3. Functional Description

These boards can be used to boost 12V to 48V or buck from 48V to 12V. Use the software to program fault conditions and control the status of the board.

#### 3.1 Operating Range

- V<sub>IN</sub> voltage operating conditions: 6V to 64V
- BAT12 voltage: 6V to 40V
- BAT48 voltage: 48V to 64V (72V if  $V_{IN}$  is not driven by BAT48)

The size of the inductors enables the ISL78226 board to deliver 3kW of power with forced air. The ISL78224 board delivers 2kW of power with forced air. Monitor the temperature of the FETs and provide air flow as needed. See <u>"Maximum Operating Power for Evaluation Boards" on page 50</u> for more information about the operating range.

#### 3.2 Getting Started

The software was developed on a 64-bit Windows 8 platform. Because the software registers as a Human Interface Device (HID) and uses standard HID calls, it works on Windows 7 and Windows XP operating systems or later (32-bit and 64-bit).

This user guide contains screenshots of the software at the time it was written. Subsequent software versions can appear differently.

#### 3.3 Quick Hardware Setup Guide

The hardware must be connected to a computer through the USB cable for the software to start. Figure 3 shows the connection of the cables to the USB to  $I^2C$  board.



Figure 3. Connection of Cables to the USB to I<sup>2</sup>C Board



Figure 4 shows the connection of the cables on the ISL78226EVAL1Z REV A evaluation board. Pin 1 of the I<sup>2</sup>C cable is connected to J<sub>74</sub> and is marked with a white line on the connector. The GPIO cable is connected to J<sub>77</sub>.

1533





Figure 5 shows the connection of the cables on the ISL78224EVAL2Z Rev A evaluation board. Pin 1 of the I<sup>2</sup>C cable is connected to J74 and is marked with a white line on the connector. The GPIO cable is connected to J77.



Figure 5. Connecting Cables to the ISL78224EVAL2Z



#### 3.4 Installing the Software

(1) Download the software from the Renesas <u>website</u>. The screen in <u>Figure 6</u> appears.

👱 V	'iew Downloads - Int	ernet Explorer	-	×
View and track your downl	oads	Search downloads		٩
Name	Location	Actions		
intersil-isl7822exe 2. intersil.com	84 MB Do you want to this program?	run or save Run	Save	• ×
Options		Cle	ar list	Close

Figure 6. Download Screen

(2) Click **Run** and approve the request to download the software. The Setup Wizard screen in Figure 7 appears.



Figure 7. Setup Wizard

(3) Click Next and select the location to save the file. The default location is C:\Users\Public\ISL78226. Click Browse to save the file in a different location. When finished, click Next.

B Setup - ISL78226	×
Select Destination Location Where should ISL78226 be installed?	
Setup will install ISL78226 into the following folder.	
To continue, click Next. If you would like to select a different folder, cli	ck Browse.
C:\Users\Public\ISL78226	Browse
At least 14 0 MR of free disk space is required	
At least 14.0 MB of free disk space is required.	
< Back Next >	Cancel

Figure 8. Setup Wizard



(4) The Startup menu folder appears. Click **Browse** to save the shortcut in a different location. When finished, click **Next.** 



**Figure 9. Select Destination Location** 

(5) To create a desktop icon, check the box next to Create a desktop icon and click Next.

6	Setup - ISL78226 🛛 🗕 🗖 🗙
1	Select Additional Tasks Which additional tasks should be performed?
	Select the additional tasks you would like Setup to perform while installing ISL78226, then click Next.
	Additional icons:
	✓ Create a desktop icon
	< Back Next > Cancel

Figure 10. Select Destination Location

(6) Click **Install** to install the software.



Figure 11. Select Destination Location



(7) To launch the software, check the box next to Launch ISL78226 and click Finish. The installation is now complete. Restart your computer if instructed to do so.

6	Setup - ISL78226 🛛 🗕 🗆 🗙
	Completing the ISL78226 Setup Wizard
	Setup has finished installing ISL78226 on your computer. The application may be launched by selecting the installed icons.
	Click Finish to exit Setup.
	Launch ISL78226
R	
	Finish

Figure 12. Select Destination Location

- (8) Select either ISL78226 Ready: Proceed to Standard Demo or ISL78224 Ready: Proceed to Standard Demo from the drop-down menu.
  - (a) Figure 13 shows the ISL78226 startup screen.



Figure 13. Software Startup Screen (ISL78226 Selected)



(b) <u>Figure 14</u> shows the ISL78224 startup screen.



Figure 14. Software Startup Screen (ISL78224 Selected)

(c) The flashing green bars indicate connections to the board. When the device under test is selected, the screen in Figure 15 on page 13 appears. The Quick Access Control Panel to the right in Figure 15 provides quick access to enable and disable the part, select either Buck or Boost operation, turn on the PWM, select either DE or CCM operation mode of operation, set the fault response to Hiccup or Latch, check fault registers, clear all faults, and automatically update the status of changes made in the Control and Observation panels.



Control and Observation Panel	e 6-Phase Bi-Directional Synchro	onous PWM Controller	Quick Access Control Panel
Control Registers       Config & Status       Alert Display         Control Registers       Status Regs (Hex)       Startup Options         Startup       Read Statup File Options       Execute Statup         Image: Startup Configuration_Default.csv       Startup Configuration_Default.csv         Startup Configuration       Istratup Configuration_Default.csv         Startup Configuration       Istratup Completed         Image: Startup Configuration       Fread Dand Revision         Image: Enable On (Device On GP10 EN Pin 1)       Startup Completed         Image: Clear Faults       Image: Clear Faults         Image: Status       Set PWM         Image: Read Control and Status Registers (12C)         Sample Interval (mSec)       1000         Image: Moster       Slave 1         Slave 2       Slave 3         Set MultiDevice Displays per Check Boxes	est Access RSVD Device ID / Revision / Write Enable Device IDs AD 82 26 R Master • Device Revision AE 0C 01 R Master • Write Enable 10 00 R 00 W Master •	RSVD         RSVD           User Register Access         Hex         Decimal           80         0         R         0         0         W           00         0         R         0         0         W           Sample Processor GPIO Pots         Sample GPIO PO P1 P2         30         P0         P1         00         P2         P1         P1 <th>System Controls Enable Disable EN Code ADR ID ACK M 4C 2662 Mode Pins Selection BT/BK Buck V PWM EN ON V Mode Selection DE / CCM DE V HIC / LAT Hiccup V PGMCU NSTAT CHIC PGMCU NSTAT CHIC SSYS DO FAN AL DF DE DD DC DA D9 M</th>	System Controls Enable Disable EN Code ADR ID ACK M 4C 2662 Mode Pins Selection BT/BK Buck V PWM EN ON V Mode Selection DE / CCM DE V HIC / LAT Hiccup V PGMCU NSTAT CHIC PGMCU NSTAT CHIC SSYS DO FAN AL DF DE DD DC DA D9 M
		-	M       GUI Sample Timers (Polling)       GPIO: XSTAT XHIC XSYS       I2C: 0xC0 Alerts       Go       1000       mSec       Update Interval

Figure 15. Software Status Screen with Control and Observation Panel and Quick Access Control Panel

#### 3.5 Connecting Hardware

#### 3.5.1 Buck Mode

**Caution:** This is a high power application board. Renesas recommends disabling the part through the software and turning off all supplies before making connections to the board. Failure to do this could damage the board.

- (1) Verify that the computer is connected to the USB to I<sup>2</sup>C board and the evaluation board.
  - (a) See <u>Figures 3</u> and <u>4</u> for the ISL78226EVAL1Z setup.
  - (b) See <u>Figures 3</u> and <u>5</u> for the ISL78224EVAL2Z setup.
- (2) Verify the jumper connections in <u>Table 1</u>. Note: Jumpers not listed in the table are not populated. Some of these "jumpers" are measurement terminals and cannot tolerate being shorted.

Jumper ID	Device	Action	Function
J <sub>14</sub>	ISL78226	Installed	BAT48 Bode Injection,
TP <sub>23</sub>	ISL78224	Installed	Jumper for normal operation
J <sub>15</sub>	ISL78226	Installed	BAT12 Bode Injection,
TP <sub>24</sub>	ISL78224	Installed	Jumper for normal operation
J <sub>20</sub> Pin 2 connected to	ISL78226	Installed	Short ISET to ISHARE,
J <sub>21</sub> Pin 2	ISL78224	NA	Jumper for master only operation
J <sub>26</sub>	ISL78226	Installed	MCUVDD Bode Injection,
	ISL78224	Not Used	Jumper for normal operation

#### **Table 1. Jumper Configuration**



Jumper ID	Device	Action	Function
J <sub>35</sub>	ISL78226	Switch	PD_CTRL Switch toward BAT48 (Phase drop ON) Switch toward BAT12 (Phase drop OFF)
J <sub>1</sub>	ISL78224	No Jumper	Phase drop ON
		Installed	Phase drop OFF
J <sub>63</sub>	ISL78226	Installed	Disable V <sub>IN</sub> voltage clamp
	ISL78224	N/A	
J <sub>70</sub>	ISL78226	No Jumper	BT/BK Control
	ISL78224	No Jumper	Remove for software operation
J <sub>71</sub>	ISL78226	Installed 1-2	PWM_TRI
	ISL78224	N/A	Enable tri-state driver operation
J <sub>80</sub>	ISL78226	Installed 2-3	TRACK
	ISL78224	Installed 2-3	
J <sub>81</sub>	ISL78226	Installed 2-3	ADDR1
	ISL78224	N/A	Configures as master
J <sub>82</sub>	ISL78226	Installed 2-3	ADDR2
	ISL78224	N/A	Configures as master
J <sub>88</sub>	ISL78226	No Jumper	DE/CCM
	ISL78224	No Jumper	Remove for software operation
J <sub>89</sub>	ISL78226	No Jumper	HIC/LAT
	ISL78224	No Jumper	Remove for software operation
JP <sub>310</sub>	ISL78226	Installed	Jumper to enable Phase 3
	ISL78224	N/A	
JP <sub>410</sub>	ISL78226	Installed	Jumper to enable Phase 4
	ISL78224	N/A	
JP <sub>510</sub>	ISL78226	Installed	Jumper to enable Phase 5
	ISL78224	N/A	]
JP <sub>610</sub>	ISL78226	Installed	Jumper to enable Phase 6
	ISL78224	N/A	1

Table 1. Jumper Configuration (Continued)

- (3) Connect the 48V supply or battery to one or more of the BAT48 connectors. See Figure 55 for ISL78226 connections and Figure 56 for ISL78224 connections. Note: the PCB connects all BAT48 phases together and all BAT48 PGNDs together. For high power evaluations, Renesas recommends connecting the 48V supply or battery to all six phases for distribution of power across the board.
- (4) Connect a DC electronic load or a 12V battery to one or more of the BAT12 connectors. See Figure 55 for ISL78226 connections and Figure 56 for ISL78224 connections. Note: the PCB connects all BAT12 phases together and all BAT12 PGNDs together. For high power evaluations, Renesas recommends connecting the DC electronic load or a 12V battery to all six phases for distribution of power across the board.
- (5) Connect a 12V supply to the VIN and VIN\_FLY with its ground connected to FLYGND.
- (6) Connect a 5V supply to BAT12\_IN with its ground connected to DGND. See <u>Figure 55</u> for ISL78226 connections and <u>Figure 56</u> for ISL78224 connections.

- (7) Connect the probes to the evaluation board. Use the connections shown in <u>Table 2</u> and <u>Figure 16</u> (ISL78226) or <u>Figure 17</u> (ISL78224). Note: Renesas recommends disabling the part through the software and turning off all supplies before making connections to the board.
  - (a) (ISL78226) Use the connections shown in Figure 16 and Table 2.



Figure 16. ISL78226 Scope Probe Connections

Table	2. ISL78226	Probe	Connections	to	Monitor	Phase	Voltages
abio	2.102.0220	11000	00111000110110		monitor	1 11400	Tonagoo

Jumper	Phase
29	1
31	2
34	3
37	4
40	5
44	6

(b) (ISL78224) Use the connections shown in Figure 17 and Table 3 on page 16.



Figure 17. ISL78224 Scope Probe Connections



Jumper	Phase
TP <sub>26</sub>	1
TP <sub>27</sub>	2
TP <sub>28</sub>	3
TP <sub>29</sub>	4
N/A	5
N/A	6

Table 3. ISL78224 Probe Connections to Monitor Phase Voltages

- (8) Turn on the 12V supplies, 5V supplies, and the 48V supply (with no particular power supply sequence).
- (9) The first time you power up the board after configuring the board for the Buck mode operation, verify the operation is set to Buck mode.
- (a) In the software, navigate to the Quick Access Control Panel under Mode Pin Selection.
- (b) Select Buck mode from the BT/BK drop-down menu.
- (c) Click the **Enable** button at the top of the Quick Access Control Panel. The indicator next to the **Enable** button turns red.
- (d) Verify the flyback circuit is working by measuring the voltages at V6 and V12 (see Figure 55 for ISL78226 connections and Figure 56 for ISL78224 connections). V6 should measure about 6V and V12 around 12V. If the V6 and V12 measurements are correct, the controller is running and providing the proper clock signal to the flyback circuit. If the measurements are correct, proceed to Step 10.
   If the V6 and V12 measurements are not correct, disable the part through the software, turn off all the

If the V6 and V12 measurements are not correct, disable the part through the software, turn off all the supplies, and recheck all the connections.

(10) To automatically start the converter, click the Read Startup Files Options button shown in <u>Figure 18</u>. This loads the startup.csv file in the project directory that specifies startup options that set initial device settings. Note: You can manually edit the file.



Figure 18. Read Startup File Options

(11) Click **Execute Startup**. The program sets the initial device registers as well as the GUI controls and value windows.



ISL7	/8224 4-Phase Bi-D	Directional Synchro
About		
Control Registers Config & Status Alert Display		
Control Regs (Hex) Status Regs (Hex) Startup Options	RSVD	RSVD
Startup	Device ID / Rev	ision / Write Enable
Read Startup File Options	Devicec I	Ds
Auto Load File Name ISL7822X_Configuration_Default.csv	AD	R Master
Extension Conference On CPIO EN Pin 1)		
✓ Read ID and Revision		
Enable Writes (0x10 = 0)	Device R	evision
Update Device Control Registers from File		Master
🔽 Clear Faults		K
✓ Set PWM		
Read Control and Status Registers (I2C)		
Sample Interval (mSec) 1000 mSec Set Sample Intervals	1163- E.	-61-
	10 R	00 W Master

Figure 19. Execute Startup

(12) Observe the Startup Running window for several seconds.

R		i.	ISL78224 4-Phase I	Bi-Directional Synchro
About				
Control Registers	Config & Status	Alert Display		
Control Regs (Hex)	Status Regs (Hex)	Startup Options	RSVD	RSVD
Startup		10 13 2450 45	Device ID / Devi	Revision / Write Enable cec IDs
Image: Auto Load File Name         Startup Configuration         Image: Set Enable On (Dev         Image: Read ID and Re	e ISL7822X_Configural	ion_Default.csv	IG AD 82	26 R Master .
Enable Writes (     Update Device     Clear Faults     Set PWM     Read Control ar	Ux10 = U) Control Registers from File nd Status Registers (I2C)		AE 08	01 R Master o
Sample Interval (mSe	ec) 1000 mSec	Set Sample Intervals	Writ	e Enable R 00 W Master <sub>O</sub>

Figure 20. Startup Running



(13) Wait for the "Startup Completed" message to display. The setup process takes a few seconds to complete.

R	ISL78224 4-Phase Bi-l	Directional Synchro
About		
Control Registers Config & Status Alert Display		
Control Regs (Hex) Status Regs (Hex) Startup Options	RSVD	RSVD
Startup       Read Startup File Options       Execute Star         Image: Auto Load File Name       ISL7822X_Configuration_Default.csv         Startup Configuration       Startup Configuration         Image: Startup Configuration       Image: Startup Complexity         Image: Startup Configuration       Startup Complexity	eted	vision / Write Enable
<ul> <li>✓ Head ID and Revision</li> <li>✓ Enable Writes (0x10 = 0)</li> <li>✓ Update Device Control Registers from File</li> <li>✓ Clear Faults</li> <li>✓ Set PWM</li> <li>✓ Read Control and Status Registers (I2C)</li> </ul>	Device F	Revision

Figure 21. Startup Completed

#### 3.5.2 Boost Mode

**Caution:** This is a high power application board. Renesas recommends disabling through the software and turning off all supplies before making connections to the board. Failure to do this could damage the board.

- (1) Verify that the computer is connected to the USB to I<sup>2</sup>C board and the evaluation board
  - (a) See <u>Figures 3</u> and <u>4</u> for the ISL78226EVAL1Z setup.
  - (b) See <u>Figures 3</u> and <u>5</u> for the ISL78224EVAL2Z setup.
- (2) Verify the jumper connections in <u>Table 4</u>. Note: Jumpers not listed in the table are not populated. Some "jumpers" are measurement terminals and do not tolerate being shorted.

Jumper ID	Device	Action	Function
J <sub>14</sub>	ISL78226	Installed	BAT48 Bode Injection,
TP <sub>23</sub>	ISL78224	Installed	Jumper for normal operation
J <sub>15</sub>	ISL78226	Installed	BAT12 Bode Injection,
TP <sub>24</sub>	ISL78224	Installed	Jumper for normal operation
J <sub>20</sub> Pin 2 connected	ISL78226	Installed	Short ISET to ISHARE,
to J <sub>21</sub> Pin 2	ISL78224	N/A	Jumper for master only operation
J <sub>26</sub>	ISL78226	Installed	MCUVDD Bode Injection,
	ISL78224	N/A	Jumper for normal operation
J <sub>35</sub>	ISL78226	Switch	PD_CTRL, Switch toward BAT48 (Phase drop ON) Switch toward BAT12 (Phase drop OFF)
J <sub>1</sub>	ISL78224	Jumper	PD_CTRL, Jumper for no Phase drop No jumper for Phase drop
J <sub>1</sub>	ISL78224	Jumper	Phase drop OFF
		No Jumper	Phase drop ON

#### Table 4. Jumper Configuration



Jumper ID	Device	Action	Function
J <sub>63</sub>	ISL78226	Installed	Disable V <sub>IN</sub> voltage clamp
	ISL78224	N/A	
J <sub>70</sub>	ISL78226	No Jumper	BT/BK Control
	ISL78224	No Jumper	Remove for software operation
J <sub>71</sub>	ISL78226	Installed 1-2	PWM_TRI
	ISL78224	N/A	Enable tri-state driver operation
J <sub>80</sub>	ISL78226	Installed 2-3	TRACK
	ISL78224	Installed 2-3	
J <sub>81</sub>	ISL78226	Installed 2-3	ADDR1
	ISL78224	N/A	Configures as master
J <sub>82</sub>	ISL78226	Installed 2-3	ADDR2
	ISL78224	N/A	Configures as master
J <sub>88</sub>	ISL78226	No Jumper	DE/CCM
	ISL78224	No Jumper	Remove for software operation
J <sub>89</sub>	ISL78226	No Jumper	HIC/LAT
	ISL78224	No Jumper	Remove for software operation
JP <sub>310</sub>	ISL78226	Installed	Jumper to enable Phase 3
	ISL78224	N/A	
JP <sub>410</sub>	ISL78226	Installed	Jumper to enable Phase 4
	ISL78224	N/A	
JP <sub>510</sub>	ISL78226	Installed	Jumper to enable Phase 5
	ISL78224	N/A	
JP <sub>610</sub>	ISL78226	Installed	Jumper to enable Phase 6
	ISL78224	N/A	

Table 4. Jumper Configuration (Continued)

- (3) Connect the DC electronic load or 48V battery to one or more of the BAT48 connectors. See Figure 55 for ISL78226 connections and Figure 56 for ISL78224 connections. Note: the PCB connects all BAT48 phases together and all BAT48 PGNDs together. For high power evaluations, Renesas recommends connecting the 48V load or battery to all six phases for distribution of power across the board.
- (4) Connect a 12V supply or battery to one or more of the BAT12 connectors. See Figure 55 for ISL78226 connections and Figure 56 for ISL78224 connections. Note: the PCB connects all BAT12 phases together and all BAT12 PGNDs together. For high power evaluations, Renesas recommends connecting the 12V supply or battery to all six phases for distribution of power across the board.
- (5) Connect a 12V supply to the VIN and VIN\_FLY with its ground connected to FLYGND. Disconnect the 5V supply from BAT12\_IN if it was previously connected. See Figure 55 for ISL78226 connections and Figure 56 for ISL78224 connections. The evaluation board has a diode to prevent the reverse current flowing from the BAT12 supply to the 5V supply so the 5V supply can be safely disconnected. A normal application circuit has a 12V battery for precharge and the BAT12\_IN voltage is not required.
- (6) Connect probes as shown in <u>Table 2</u> and <u>Figure 16</u> or <u>17</u>. Note: Renesas recommends disabling the part through the software and turning off all supplies before making connections to the board.
- (7) Turn on the 12V supplies, 5V supplies, and the 48V supply (no particular power supply sequence).

- (8) The first time you power up the board after configuring the board for Boost mode operation, verify the operation is set to Boost mode.
- (a) In the software, navigate to the Quick Access Control Panel under Mode Pin Selection.
- (b) Select Boost mode from the BT/BK drop-down menu.
- (c) Click the **Enable** button at the top of the Quick Access Control Panel. The indicator next to the **Enable** button turns red.
- (d) Verify the flyback circuit is working by measuring the voltages at V6 and V12 (see Figure 55 for ISL78226 connections and Figure 56 for ISL78224 connections). V6 should measure about 6V and V12 should measure around 12V. If the V6 and V12 measurements are correct, the controller is running and providing the proper clock signal to the flyback circuit. If the measurements are correct, proceed to Step <u>9</u>.
- (9) To automatically start the converter, click the Read Startup Files Options button shown in <u>Figure 22</u>. This loads the startup.csv file in the project directory that specifies startup options that set initial device settings. Note: You can manually edit the file.

ISL78	224 4-Phase Bi-Di	rectional Synchro
About		
Control Registers Config & Status Alert Display		
Control Regs (Hex) Status Regs (Hex) Startup Options	RSVD	RSVD
- Startup Read Startup File Options	Device ID / Revis Devicec ID	ion / Write Enable s
✓ Auto Load File Name ISL7822X_Configuration_Default.csv     Startup Configuration     ✓ Set Enable On (Device On GPI0 EN Pin 1)	AD	R Master
Read ID and Revision     Enable Writes (0x10 = 0)     Update Device Control Registers from File     Clear Faults     Set PWM     Read Control and Status Registers (I2C)	Device Rev	vision R Master
Sample Interval (mSec) 300 mSec Set Sample Intervals	Write Enal	

Figure 22. Read Startup File Options



(10) Click **Execute Startup**. The program sets the initial device registers as well as the GUI controls and value windows.

Directional Synchro
RSVD
vision / Write Enable
IDs
R Master
levision
R Master
nable
00 w Master

Figure 23. Execute Startup

(11) Observe the Startup Running window for several seconds.

ISL78	224 4-Phase Bi-l	Directional Synchro
About		
Control Registers Config & Status Alert Display		
Control Regs (Hex) Status Regs (Hex) Startup Options	RSVD	RSVD
- Startup-	Device ID / Re Devicec	vision / Write Enable IDs
Auto Load File Name ISL7822X_Configuration_Default.csv	AD 82	26 R Master O
Startup Configuration         Image: Set Enable On (Device On GPIO_EN Pin 1)         Image: Set Enab	Device F	Revision
Sample Interval (mSec) 1000 mSec Set Sample Intervals	Write Er	nable





(12) Wait for the "Startup Completed" message to display. The setup process takes a few seconds to complete.



Figure 25. Startup Completed

The Quick Access Control Panel in Figure 26 shows the status for multi-chip operation with one master and three slaves.

Control Registers       Config & Status       Alert Display       Sector Config & Status								About
Control Regs (Hex)       Status Regs (Hex)       Startup Options       Test Access       RSVD       RSVD       RSVD       RSVD         Statup       Device ID / Revision / Wite Enable       Device ID / Revision / Wite Enable       User Register Access       Hex       Decimal       Mode         Valid Load File Name       ISL7822X_Configuration_Default.csv       AD       82       26       R       Master       0       W       Mile       Image: Statup Configuration_Default.csv       Image: Statup Configuration       Image: Statup Con	System Controls					Alert Display	Config & Status	Control Registers
Statup         Device ID / Revision / Write Enable         User Register Access         Hex         Decinal         Code         ADC           Value Load File Name         ISL7822X_Configuration_Default.csv         ISL 7822X_Configuration_Default.csv         ISL 7822X_Conf	RSVD RSVD RSVD Fnable Disable EN	ľ	RSVD	i ľ	Test Access	Startup Options	Status Regs (Hex)	Control Regs (Hex)
Image: Semple Processor GPIO Ports         Sample GPIO PO P1 P2         Image: Semple Processor GPIO Ports         Sample GPIO P0 P1 P2         Image: Semple Processor GPIO Ports         Sample GPIO P0 P1 P2         Image: Semple Processor GPIO Ports         Sample Interval         Sample Interval (mSec)         Image: Set Multi-Device Displays per Check Boxes         Image: Set Mult	RSVD         RSVD         RSVD         RSVD           //wite Enable         User Register Access         Hex         Decinal         NAK           R         B0         R         0         W         •           R         Slave 1         C0         0         W         •           R         Slave 2         C0         0         R         0         W         •           R         Slave 3         C0         R         0         W         •         Slave 3         •         C0         0         R         •         Im         •         Slave 3         •         C0         0         R         •         Im         •         F         Im         •         •         F         Im         •         •         F         Slave 3         •         C0         0         P <td>User Ref</td> <td>RSVD Write Enable R Slave 1 R Slave 2 R Slave 3 R Slave 1 R Slave 1 R Slave 1 R Slave 1 R Slave 1 Slave 2 Slave 3 Slave 1 Slave 2 Slave 3 Slave 1 Slave 2 Slave 3 Slave 3 Slave 2 Slave 3</td> <td>ID / Revision //W           ID / Revision //W           B2         26           R            R            R            R            Device Revision         00           DC         01         R            R            R           00         R         00           Vite Enable         V            R         00            R         00            R         00</td> <td>Test Access           Device1           0           AD           AE           AE</td> <td>Startup Options  ion_Default.csv  Set Sample Intervals  Slave 2 Slave 3  sper Check Boxes  hree Slaves Oper</td> <td>Status Regs (Hex)</td> <td>Control Regs (Hex)  Startup  Read Startup File Op  Auto Load File Name  Startup Configuration  Startup Configuration  Facad ID and File  Active Devices  Active Devices  File  File</td>	User Ref	RSVD Write Enable R Slave 1 R Slave 2 R Slave 3 R Slave 1 R Slave 1 R Slave 1 R Slave 1 R Slave 1 Slave 2 Slave 3 Slave 1 Slave 2 Slave 3 Slave 1 Slave 2 Slave 3 Slave 3 Slave 2 Slave 3	ID / Revision //W           ID / Revision //W           B2         26           R            R            R            R            Device Revision         00           DC         01         R            R            R           00         R         00           Vite Enable         V            R         00            R         00            R         00	Test Access           Device1           0           AD           AE           AE	Startup Options  ion_Default.csv  Set Sample Intervals  Slave 2 Slave 3  sper Check Boxes  hree Slaves Oper	Status Regs (Hex)	Control Regs (Hex)  Startup  Read Startup File Op  Auto Load File Name  Startup Configuration  Startup Configuration  Facad ID and File  Active Devices  Active Devices  File  File

Figure 26. Master and Three Slave Selection

To simplify the screen for single master operation, click the **Master** box in the **Active Devices** section of the Startup Options screen and click the **Set Multi-Device Displays per Checked Boxes** bar. Figure 27 on page 23 shows the **Startup Options** and the Quick Access Control Panel for this configuration.





Figure 27. Master Only Selection



# 4. Overview - Using the Software

#### 4.1 Quick Access Control Panel

Figure 28 shows the Quick Access Control Panel configured as a single master with zero slaves.

System Lontro	IS	
Enable •	Disable 🔹	EN
Code ADB		
IM 14C 12	682 💻	
Mode Pins Se	lection	
DWM EN	DUCK	
Mada Calaati		
DE / CCM		
HIC/LAT	Hiccup	÷-
	herer I	Line .
	Duch .	-KHIC
Alert / Fault F	legisters	
AL DF	DE DD DC	DA D9
M		
D8 D7	D6 D5 D4	1 D3 D2
M 🗾 🔳		
GIII Sample 1	imers (Pollir	ng)
COTO VETA	E VUIC VOVO	
GPIO: XSTAT	T XHIC XSYS	Go
GPIO: XSTAT	T XHIC XSYS	Go • Go •

Figure 28. One Master and Zero Slaves



System Controls Enable 📍 Disable EN EN ADR M 4C S1 4D S2 4E IIII IS3 4F 111 Mode Pins Selection BT/BK Buck PWM EN ON -Mode Selection DE / CCM DE HIC / LAT Hiccup + KHIC Alert / Fault Registers AL DF DE DD **GUI Sample Tim** ers (Polling) PIO: XSTAT XHIC XSY Go I2C: 0xC0 Alert Go 300 Update Interval

Figure 29 shows the Quick Access Control Panel configured as a master with three slaves.

Figure 29. One Master and Three Slaves

The controllers can be configured with up to four devices. **Note:** The customer evaluation boards are equipped for single controller operation only. See the <u>ISL78226</u> and <u>ISL78224</u> datasheets for information about multi-chip operation. Notice the red ACK (acknowledgment) for the slave devices indicates a failed transfer, because no slaves are connected.

The Quick Access Control Panel shows the top level status of all devices.

#### 4.1.1 System Controls

The top portion of the **System Controls** section controls the main EN (enable) pin for turning the master device on and off. Click **Enable** to bring up the internal LDO and enable I<sup>2</sup>C communications.

The ID window (device ID) and ADR window (I<sup>2</sup>C addresses) are located below Enable in the System Controls panel. The ID Register I<sup>2</sup>C read back value is displayed along with a Green or Red indicator for I<sup>2</sup>C Acknowledge.

#### 4.1.2 Mode Pins Selection

The Mode Pins Selection section controls the GPIO interface pins.

Figure 29 shows five GPIO pins being controlled: four in the **Mode Pins Selection** section and the main Enable pin above. Below the GPIO pins, five status pins are also monitored (PGMCU, XSTAT, XHIC, XSYS, and DrvEN).



#### 4.1.3 Alert/Fault Registers

A main function of the ISL78226 and ISL78224 is to monitor the many different digital and analog fault indicators. As many as 70 different conditions are monitored. However, the controllers have a digital architecture to simplify the verification of these indicators. A common Fault Index Register provides a top level way to check the status conditions. Each bit in the Fault Index Register (0xC0) indicates that one or more of eight different fault registers is active. By reading Register 0xC0 with a single I<sup>2</sup>C byte read transaction, the controller can check all 56+ fault indicators.

The ideal design target has minimal overhead, a single I<sup>2</sup>C byte read, and all faults can be monitored. The discrete outputs monitored in **Mode Pins Selection** (XSTAT, XHIC, XSYS) can also be used as a total monitor of all fault conditions.

#### 4.1.4 GUI Sample Timers (Polling)

This section enables timer controlled polling. The software has two different timers that both sample all  $I^2C$  fault registers (0xC0, 0xD2 to 0xDA) and system status registers (0xDC, 0xDD, and 0xDF).

Click Go to enable timer controlled polling, which continues until you click Stop.

The software reads all fault registers and system status registers during every poll.

Note: When polling is active, all other software inputs are disabled. To enable them, click **Go** again to stop polling.

#### 4.1.5 Quick Access Control Panel Summary

The Quick Access Control Panel design enables a quick power down using the EN or PWM\_EN GPIO controls. If polling is enabled, the panel provides a visual monitor if the GPIO pins or the 0xC0 fault index register detect faults. Therefore, the screen design provides the ability to detect faults and power down the device quickly no matter which tab is active.

#### 4.2 Understanding Device Operation

Although the analog aspects of the buck/boost process and the related multiple phase circuitry are key to successful performance, it is easier to understand device operation from a digital standpoint. The <u>RegisterDefinitions</u> provide detailed register definitions for both control registers and status registers.

The spreadsheet workbook has two tabs, Control Regs and Status Reg.

139				
140			_	
	•	Control_Regs	Status_Reg	+

Review the control and status registers for an overview of the controller's major functions.

#### 4.2.1 Control Registers 0xB0 - 0xBF

The first tab in the spreadsheet lists the control registers. These registers are both readable and writable and control the operational aspects of the device.

#### 4.2.2 Fault and Status Registers 0xC0, 0xD2-0xDF

The second tab in the spreadsheet lists the status registers. While the ISL78226 and ISL78224 control Buck/Boost and Phase operation, the system status is also monitored in real time. This information includes many Faults/Alert functions. In addition, the system status registers feedback from programmed conditions and self adjusting operating parameters.



#### 4.2.3 Register Summary Overview

50% of the digital capability is focused on control and 50% is focused on monitoring. This also drives the tabs of the software.

#### 4.3 Tab Overviews

Figures 30 shows the tabs.

About						
Control Regs (Hex)	Status Regs (Hex)	Startup Options	Test Access	RSVD	RSVD	RSVD
Control Registers	Config & Status	Alert Display			1	
☞ Master ⊂ S1 ⊂	S2 C S3 Read Registe	r Settings	V M	S1 🔽 S2 🔽 S3	Write Register Settings	□ Auto Write
-Fault Response Settin	ngs	1		6	-	

#### Figure 30. Display Tabs

#### 4.3.1 Startup Options Tab

The **Startup Options** tab configures the first options after the software connects to the USB dongle as shown in Figure 27 on page 23.

Although a certain amount of startup automated convenience is desirable when working with the ISL78226 and ISL78224, sometimes only operator requested specific actions take place. A portion of this tab deals with operator options for initializing the device and the project software/hardware.

Other portions of this tab deal with basic functions such as reading the ID register, reading the revision level, and enabling register writes. This tab also controls some requested general purpose register access tools that enable you to access any register.

The **Active Devices** portion allows you to force the active devices setting (Master, Slave 1, Slave 2, and Slave 3). This tab is mostly used during program development, but also helps convey master to slave signal/interconnect.

## 4.3.2 Alert Display Tab

The **Alert Display** tab displays all Faults/Alerts and is shown in <u>Figure 47 on page 38</u>. The information is presented in datasheet terminology. Faults that go active change the indicator color to dark red. Use the macro buttons to clear faults.

#### 4.3.3 Control Registers Tab

The **Control Registers** tab (shown in <u>Figure 39 on page 33</u>) provides a user-level way to interactively select specific options related to each register. English language settings enable you to better understand functional operation.

#### 4.3.4 Config & Status Tab

The **Config & Status** tab displays device conditions (Registers 0xDC, 0xDD, and 0xDF) and interprets bits in the same descriptive terms used in the datasheet as shown in Figure 49 on page 39.

#### 4.3.5 Hex Tabs

The **Control Regs (Hex)** and **Status Regs (Hex)** tabs control the basic register (Hex) contents that verify device content at the byte level and are useful for verifying firmware performance during development.



#### 4.3.5.1 Control Regs (Hex) Tab

The **Control Regs (Hex)** tab allows you to directly read and write hex data to each register location as shown in Figure 38 on page 32. These bidirectional registers set up the device operation.

This tab enables the basic read/write for all active devices and contains buttons that enable you to write to and read from configuration files. You can also use the buttons to create and load new files.

**Note:** use the **Save Configuration File** button to save user-developed specific settings. If you do not save these settings, you must reprogram all the operational options from scratch after each power up. See <u>"Editing Startup Files for Fault Response" on page 35</u> and <u>"Quick Start Videos" on page 6</u> for more information about using the software.

#### 4.3.5.2 Status Regs (Hex) Tab

The **Status Regs (Hex)** tab is similar to the **Control Regs (Hex)** tab except these registers are read only. The tab is shown in Figure 46 on page 37. There is no provision for initialization of these registers. This tab also accommodates configurations of one to four devices.



## 5. Using the Software - Detailed

The following section details the main features of the software.

#### 5.1 Startup

#### 5.1.1 Startup Options Tab

The **Startup Options** tab (<u>Figure 26 on page 22</u>) enables automated startup or lets you manually perform specific steps. The Automatic feature goes through the four steps shown in <u>Figure 31</u>.



Figure 31. Automatic Startup Using the Startup Tab

## 5.1.1.1 Startup Panel (Startup Options Tab)

Start the Automatic process in the **Startup** panel of the **Startup Options** tab. Complete the following steps to use the Automatic process.

(1) Click Read Startup File Options (see Figure 32).





Figure 32. Startup Screen

(2) The program opens the startup.csv file in the project directory.Figure 33 shows the contents of the startup.csv file.

	Α	В	С	D	E	F	G	Н	1
1	ISL78226 Startup File	Date	030316						
2	Auto Load	True	File Name	ISL78226_	Configu	ration_	Default		
3	Auto Detect	False	Master	True	Slave1	False	Slave2	False	Slave
4	Set Enable	True							
5	ReadID and Revision	True							
6	Enable Write 0x10	True							
7	Write Control Registers and Set Status	True							
8	Read Control Registers Status	True							
9	Set Buck	True							
10	Set Boost	True							
11	Set PWM On	True							
12	GPIO_Sample Interval	300							
13	IC2_Sample Interval	300							
14									

Figure 33. Startup.csv Options Definition File

(3) The file contents set the option buttons in the Startup Configuration panel shown in Figure 34.



Figure 34. Execute Startup

- (4) After loading the file and before executing the automatic startup, you can change the startup conditions by checking or unchecking the boxes. When you are ready for startup, click **Execute Startup**.
- (5) The software executes the enabled functions specified in the **startup.csv** file. The status window turns red during processing and indicates when the process is complete. As shown in Figure 31 on page 29, various fields are updated when completed.



#### 5.1.1.2 Device ID/Revision/Write Enable Frame

Review the datasheet and register definitions related to Address 0xAD, 0xAE, and especially Address 0x10. The Write Enable Register must be set to 0x00 to modify the contents of the ISL78226 and ISL78224 I<sup>2</sup>C registers.

AD	Devicec IDs 02 26 R Master
AE	Device Revision
10	Write Enable

Figure 35. Device ID, Revision, and Write Enable

#### 5.1.1.3 User Register Access

Jsern	egister i	Access	Hex	Decin	nal	ACK
BO	0	R	0	0	W	•
CO	0	R	0	0	W	
C0	0	R	0	0	W	
CO	0	R	0	0	W	

Figure 36. User Register Access

The User Register Access panel provides a general purpose tool for accessing  $I^2C$  registers. You can edit the yellow address field. After you edit the field, you can read or write the contents with a typed in hex or decimal value. A green ACK indicates a successful transfer. A red ACK indicates a failed transfer. Make sure the address is valid; if writing, register 0x10 (Write Enable) must be written with a 0x00.

#### 5.1.1.4 GPIO Monitor Panel

<u>Figure 37</u> shows the GPIO monitor panel. The panel is used for advanced troubleshooting and displays the GPIO port read values of the Renesas dongle. Contact Renesas <u>support</u> for more information.

Sample	GPIO P1 P2
30	- P0
05	- P1
00	- P2

Figure 37. GPIO Monitor



#### 5.2 Control Regs (Hex) Tab

The **Control Regs (Hex)** tab (Figure 38 on page 32) enables you to both read and write locations 0xB0 to 0xBF and 0xEC to 0xED. The tab's registers control the 60+ mode/operation settings of the ISL78226 and ISL78224. The form is designed to configure up to four controllers at a time. Figure 38 shows operation of the master controller only.

ontrol Regs (Hex) Status Regs (Hex) Startup (	Optic	ons	ľ	Test Access	RSVD	RSVD	RSVD
Contro	ol Reg	gisters	i (RZ M	~)			-I2C Comm, Statu ACK-
Control Register : Tracking   PINV   Clear   Enable		R		w			L
1 Individual Faullt Response 1 : BAT12 Volt	-	R		W			Write EN (0x10=00
Individual Faullt Response 2 : BAT48 Volt		R		w			
Individual Faullt Response 3: V12 / V6 Volt		R		w			
Individual Faullt Response 4 : Fly OC   ACP   Fly S		R		w			Read All Control
5 Reserved							Registers
Individual Faullt Response 5 : Phase Removal   C		R		W			Write All Control Registers
7 Individual Faullt Response 6 : BAT12 Voltage		R		W			
Individual Faullt Response 7 : BAT48 Volt		R		w			Load Configuration
39 BAT 12 Over Voltage Setting Control				W			from File
A BAT 12/ BAT 48 Under Voltage Control		R		W			Save Configuratio File
BAT 48 Over Voltage Setting Contol		R		W			1004
C Individual Phase Removal Control		R		W			
D Serious Fault Response Control	-	R		W			
Minimum On Time / ISHARE		R		W			Sat Baad - Write
F Maximum On Duty		R		W			Set Write = Read
C Boot Refresh Control Register		R		W			
D Average Current Protection Limit	772	R		W			

#### Figure 38. Control Regs (Hex) Tab (After Clicking Read All Control Registers Button)

The low level hex interface form enables you to verify and write fundamental contents of each register, which is useful when troubleshooting. The displayed results can be compared to the datasheet or Excel register tables.

You can read or write to individual byte locations. Each register also has an activity indicator that changes color whenever a register is accessed.

Enter hex data in the W text box. The R text box returns the hex value of the contents of the selected register.

Use the **Read All Control Registers** button to read all values. Use the **Write All Control Registers** button to write all values. You can also write register information to a configuration file in the project directory.

The configuration file(s) enable you to store and recall device settings for all control registers, which allows you to return to multiple test setups and experiments.

The ACK indicator provides immediate feedback if I<sup>2</sup>C communication problems occur. A green ACK indicates that no communication problems occurred. A red ACK indicates a communication problem.



#### 5.3 Control Registers Tab

The Control Registers tab is hierarchically a level up from the Control Regs (Hex) tab and is shown in Figure 39.

About								
Control Regs (Hex)	Status Regs (He	x) Startup Options	Test /	Access	RSVD	- Y	RSVD	RSVD
Control Registers	Config & Status	Alert Display						]
Master	Read F	egister Settings		M M		W	rite Register Settings	□ Auto Write
- Fault Response Setti	ngs	1						1
B0-7 Individual Fa Respo	ense Enable -	Write / Update B0-7 Individual Fault Response to enable combo boxes below				Writ	e EN (0x10=00)	J 
B1-1 BAT 12 Outpu	ut OV Flag 🚽	B1-3 BAT 12 Output UV	Flag 🚽	B1-5 B	AT 12 Input OV	Flag	B1-7 BAT 12	ínput UV Flag 🚽
B2-1 BAT 48 Outpu	ut OV Flag 🚽	B2-3 BAT 48 Output UV	Flag 👻	B2-5 B	AT 48 Input OV	Flag	B2-7 BAT 48	Input UV Flag 🚽
B7-1 BAT 12 Out OV	LMT Hiccup -	B7-3 BAT 12 Out UV LMT	Hiccup 👻	B7-5 BAT	12 Inp OV LMT	Hiccup	B7-7 BAT 12 Ing	UV LMT Hiccup -
B8-1 BAT 48 Out OV	/ LMT Hiccup 👻	B8-3 BAT 48 Out UV LMT	Hiccup 👻	B8-5 BAT	48 Inp OV LMT	Hiccup	B8-7 BAT 48 Inc	UV LMT Hiccup -
B3-1 V1	2 OV Hiccup 👻	B3-3 V12 UV	Hiccup 👻		B3-5 V6 OV	Hiccup	B3-	7 V6 UV Hiccup 🚽
B6-7	OC2 Hiccup -	B4-5 ACP	Hiccup 👻	B4	-1 Flyback OCP	Hiccup	B4-7 Flyb F	ET Short Latch -
BD-0 H/S FET Short XSYS_FAIL Pull	Buck Down	BD-4 L/S FET Short Buck XSYS_FAIL Pull Down	Enable 👻	BD-2 BAT Buck XSYS_	12 GND Short FAIL Pull Down	Enable	BD-6 BAT48 GN Buck XSYS_FAIL P	D Short Enable -
BD-1 H/S FET Short XSYS_FAIL Pull	Boost Enable - Down	BD-5 L/S FET Short Boost XSYS_FAIL Pull Down	Enable 👻				BD-7 BAT48 GN BOOST XSYS_FAIL P	ID Short Enable -
Configuration Registe	r Settings							
B9-2 BAT12 OV Warning Threshold	15% <b>-</b> B9-5 Lim	BAT12 OV 150% -	BA-2 BAT: Warning Thre	L2 UV 85%	<b>_</b>	B6-5 Fau	Ilt Phase Disable - Removal	
BB-2 BAT48 OV Warning Threshold	.08% 🚽 BB-5 Lim	BAT48 OV 125%	BA-5 BAT4 Warning Thre	18 UV 75% eshold	вс	C 7 V6/V1	2 Check Enable 👻	
BC 5-0 Individual I	Phase Control PH	1 ON 👻 PH2 ON 👻 PH3	3 ON 🚽 PH	14 ON 👻 F	PH5 ON 🚽 PH6	5 ON 🖵		
BE-1 Minimum On	Time 340nS 🚽	BE-2 WithinDevice Curre	nt Balance	Disable 🔻	BE-3 Between	n Devices	Current Balance Dis	able 👻
B0-4 Tracking	Digital 👻	BF-2 Maximum On Duty	91.7% 👻	B0-	5 PWM Polarity	Non-Inve	rting 🚽	
EC-2 Boot Refresh	600uS 🗸 EC-3	Boot Refresh 1/12 - Pulse Width	EC-4 E Count: 1	Boot Refrest Initial / Subs	Pulse 8/4 sequent	EC	6 Phase Drop Mode Count Select	IS V
ED-2 CCL Threshold	2.4V _ [ E	D-5 ACP Threshold 2.7V	<b>_</b>					

Figure 39. Control Registers Tab

This tab provides information on an address-by-address basis. Therefore, the information is presented at the byte level, so you must parse the fields, review the options, and calculate the end byte value.

Figure 40 shows the 0xB8 portion of the Control Regs (Hex) tab.



Figure 40. Control Regs Hex Tab: 0xB8

The 0xB8 location content values can be read and written in hex.

The **Control Registers** tab has a much more user friendly way to set or interpret the 0xB8 contents. On the **Control Registers** Tab, the 0xB8 register is set or read using four different combo boxes highlighted in red in Figure 39 on page 33.

The <u>RegisterDefinitions</u> link provided here contains detailed register definitions for both Control Registers and Status Registers.

The combo boxes shown in Figure 41 allow only combinations recognized by the device.





Figure 41. Combo Boxes with Drop-down Selection Shown

The example byte of the control register in Figure 42 shows that one byte manages four different mode settings and that more than 60 different individual operator settings can exist.

Name	Address	Bit	R/W	Name/ Purpose	Default Value	Description
Individual Fault Response Control Register 7	OxB8	0	R/W	BAT48 Output Over Voltage Limit Fault Response Control bit	0x0	0,0 =Flagging only (Default) 0,1 = Hiccup 1,0 = Latch-off 1,1 = Ignore
		1				
		2	R/W	BAT48 Output Under Voltage Limit Fault Response Control bit	0x0	0,0 = Flagging only (Default) 0,1 = Hiccup 1,0 = Latch-off 1,1 = Ignore
		3				
		4	R/W	BAT48 Input Over Voltage Limit Fault Response Control bit	0x0	0,0 = Flagging only (Default) 0,1 = Hiccup 1,0 = Latch-off 1,1 = Ignore
		5				
		6	R/W	BAT48 Input Under Voltage Linit Fault Response Control bit	0x0	0,0 = Flagging only (Default) 01 = Hiccup 10 = Latch-off 11 = Ignore
		7				

#### Figure 42. Portion of Control Regs (Hex) Tab Spreadsheet

Because many of these settings can have four to eight different combinations (combo selections), there can be hundreds of operator options when determining device setup.

## 5.3.1 Control Register Programming

Figure 43 on page 35 shows the top section of the **Control Registers** tab. From the tab you can select which device (Master, Slave 1, Slave 2, or Slave 3) is read. The right side controls which (or all) devices are programmed during an update or write operation.

The Auto Write check box sets a flag so that the software updates registers as individual combo box selections are changed. When the Auto Write check is off, you can make several changes, but you can have them written only to the device registers when you click Write Register Settings.



Control Regs (Hex)	Status Regs (Hex)	Startup Options	Test Access	RSVD	RSVD	RSVD
Control Registers	Config & Status	Alert Display			1	
	S2 C S3 Read Registe	er Settings	N N	51 🔽 S2 🔽 S3	Write Register Settings	⊢ Auto Write

Figure 43. Control Register Programming

## 5.3.2 Combo Box Options

Flag: If a fault is detected, the fault response is to notify the user and continue operation.

Latch: If a fault is detected, the fault response is to shut the system down. The only way to recover is to cycle the supplies.

**Hiccup:** If a fault is detected, the fault response is to shut the system down and restart the system every 500ms. If a fault is still present, shut the system down and repeat until the fault is removed.

#### 5.3.3 Fault Response Settings

A portion of the control registers in the digital domain select the actions to be taken when fault(s) occur. The software combo boxes have specific options for each register and guide you through the setup process.

#### 5.3.4 Editing Startup Files for Fault Response

You can save fault responses in the startup file during the initial startup from the software. This option enables you to preload fault responses the next time you resume the project. Refer to the *Phase Dropping and Tracking* video to see this procedure (<u>"Quick Start Videos" on page 6</u>). The selection discussing saving fault responses to a file is at the end of the video.

Complete the following steps to set the fault responses for the input and output UV and OV limits from the **Control Registers** tab.

- (1) You can set the fault response for the input and output UV and OV limits from the Control Registers tab (<u>Figure 39 on page 33</u>). In the Fault Response Settings section of the Control Registers tab, change the combo box from Disabled to Enabled and click the yellow Write / Update B0-7 Individual Fault Response button beside the Enable/Disable combo box. This setting enables all the fault responses to be changed from their individual combo boxes.
- (2) When the fault responses have been set, click **Write Register Settings** (top right of the **Control Registers** tab) to save the fault responses.
- (3) Click Read Register Settings (top left of the Control Register tab) to verify the settings have been saved.
- (4) To save these settings to a file for later use, click the Control Regs (Hex) tab (Figure 38 on page 32).
- (5) Click Save Configuration File (lower right side of the Control Regs (Hex) tab).
- (6) A pop-up window prompts you to save the file on the C: drive. If the default locations are selected when the software is loaded, click **Open** to save the file to this location on the C: drive (C:PC8\Users\Public\ISL78226).

Complete the following steps to reload the fault response settings at startup.

- (7) Click Read Startup File Option (yellow button) in the Startup Options tab (Figure 26 on page 22).
- (8) Check the box beside Update Device Control Registers from File.
- (9) Check the box beside **Read Control and Status Registers (I<sup>2</sup>C)**.
- (10) Click the yellow Execute Startup button. The saved fault responses are now loaded into the controller.

Complete the following steps to confirm the fault responses have been loaded into the registers.

- (11) Click the Control Registers tab (Figure 39 on page 33).
- (12) In the Fault Response Setting section, change the combo box from Disabled to Enabled.
- (13) Click the yellow Write / Update B0-7 Individual Fault Response button beside the Enable/Disable combo box. The fault responses for the individual faults are now indicated in the combo boxes.



#### 5.3.5 Configuration Register Settings

From a device operation viewpoint, several parameters can be varied based on your application. These options can modify analog thresholds or set digital mode options. The combo boxes allow only combinations recognized by the device.

The **Control Registers** tab enables programming of many device settings with hundreds of options. The drop-down combo boxes shown in <u>Figure 44 on page 36</u> provide an English language indication of each possible option.

Note that each description label contains a reference to a hex value coupled with a bit value as well. For example, "B9-2" designates location 0xB9, and Bit 2 designates a location definition. This information helps clarify specifically which register bits are read or written in the associated combo box.

89-2 BAT12 OV	115%	-
Threshold		

Figure 44. Description Label in Control Reg Tab

In Figure 44, the label and combo box refer to the entry in Figure 45 from the Excel register definitions file.

Name	Address	Bit	R/W	Name/ Purpose	Default Value	Description
BAT12 Over	OxB9	2:0	R/W	BAT12 Over	0x0	BAT12 is higher than the Target Voltage
Voltage Setting				Voltage		000=115% (Default),
Register				Threshold		001=110%,
				Control		010=120%,
						011=125%,
						100=130%,
						101=135%,
						110=140%,
						111=145%.

Figure 45. Excel Register Definitions File

#### 5.4 Status Regs (Hex) Tab

The second half of the ISL78226 and ISL78224 device registers address the important faults/alerts monitoring capability of the controllers. These registers address Fault detection (Fault Status: 0xD0 to 0xDA) and observation of dynamic operating conditions such as operating conditions that can change as the device runs (System Status: 0xDC, 0xDD, and 0xDF).

This tab also enables a quick and direct way for you to verify actual register contents, which is useful during development and verification work.

Each location can be individually read using the R button. The Read All Status button provides a read all function.

The I<sup>2</sup>C **ACK** indicator reveals if successful access occurs. Each location has an activity indicator that changes color whenever a register is accessed (see Figure 46 on page 37).

See the "Fault Index Register 0xC0" section in the datasheet or the Excel file <u>RegisterDefinitions</u>. This fault register serves as a "Master Flag" indicator to signify a non-zero (active fault) condition in registers 0xD2 to 0xDF.


i	ISL78226 6-Phase Bi-E	Direc	tion	al Synchro	nous PW	/M Contro	ller	
About				-				
Con	trol Registers Config & Status Alert Display							
Contro	Regs (Hex) Status Regs (Hex) Startup Options RSVD		R:	SVD	)	RSVD	$\gamma$	RSVD
	м		Fau	ult and System	Registers (F	Read Only)		12C Comm. Status
C0 F	ault Index Register							ACK-
		_		-				
			M	_				
D2	FSR 1: (BAT12/ BAT48 Input & Output Power Good Fault)	00	B					
D3	FSR 2: (Device Power Supply Status: Flyback Power Good: Over Current : VIN OV)	00	R	0				
D4	Fault Status Register 3: (LDO Outputs (MCU_LCO/ PVCC) Power Good)	20	R	•				
D5	Fault Status Register 4	00	R	•				
D6	Fault Status Register 5 (Serious Over Current Fault)	00	R	•				
D7	Fault Status Register 6 (BAT12/BAT48 OVP)	00	R	•				
D8	Fault Status Register 7 (Serious Fault)	00	R	•				
D9	Fault Status Register 10 (Fault Phase Indicator)	00	R	•				
DA	Fault Status Register 11 (Fault Phase Indicator)	00	R	•				
DB	Reserved	· ·	R	•				
DC	System Status Register 1	BO	R	•				
DD	System Status Register 2	OC	R	•				
DE	System Status Register 3 (Reserved)	10	R	•				
DF	System Status Register 4	0E	R	•				
Read	All Status Toggle PWM-EN Pin 13							

Figure 46. ISL78226 Status Regs (Hex) Tab

### 5.5 Alert Display Tab

The Alert Display and Config & Status tabs serve as the "next step up" to the Status Regs (Hex) tab.

Just as the **Control Registers** tab provides a user-friendly interface to control registers, the **Alert Display** and **Config & Status** tabs help you interpret the read only registers. Specifically, the **Alert Display** tab provides a visual indication of the Fault Registers (0xD2 to 0xDA).

### 5.5.1 Alert Display Tab Buttons

The Alert Display tab has several buttons for debugging the design. Update Status reads all registers and displays their values. Clear Faults and Toggle PWM\_EN perform interconnect sequences as described in the datasheet. Clear I<sup>2</sup>C Error performs an internal device reset on the I<sup>2</sup>C state machine.

As polling runs, **Update Status** is executed automatically once per second. A red window indicates an active fault. Figure 47 on page 38 shows the **Alert Display** tab with a single master configuration. The dark red cells indicate that a fault condition was detected.



ISL78224 4-Phase Bi-Directional Synchronous PWM Controller	- 🗆 🗙
About	
Control Regs (Hex) Status Regs (Hex) Startup Options RSVD RSVD RSVD RSVD RSVD RSVD	System Controls
Control Registers Config & Status Alert Display	
Alerts / Status Flags	Enable Disable Enable Enable
Update Status     CO-7 XSTAT FLAG     BO-6 CLEAR FAULTS	Code ADR ID ACK
Toggle PWM-EN Pin 13 Auto Clear Faults	
Fault Index C0         Fault Reg1 D2         Fault Reg2 D3         Fault Reg3 D4         Fault Reg4 D5         Fault Reg5 D6         Fault Reg6 D7         Fault Reg7 D8	
Fault Reg 10 D9 Fault Reg11 DA Sys Status 1 DC Sys. Status 2 DD Sys. Status 4 DF	
	Mode Pins Selection
Master Error Status Flags	BT/BK Buck -
D4-5 MCU VDD UV D3-4 Flyback OC 12C Commercion SHORT S	PWM EN OFF
D4-4 MCU VDD OV D8-4 Flyback FET Short Class 20 First 1	Mode Selection
Error / Fault Status	DE / CCM DE -
	HIC / LAT Hiccup -
D3-7 POR EVENT D3-6 BAT12 OVLO D6-2 CONT OC2 D6-4 CONT NOC D4-0 PVCC NG D3-5 VIN OV D5-5 ACP D5-7 ISD	PGMCU STAT KHIC
	KSYS DrvEN
D2-0 BAT12 D2-1 BAT12 D2-2 BAT12 INPUT D2-3 BAT12 INPUT D2-4 BAT48 D2-5 BAT48 D2-6 BAT48 INPUT D2-7 BAT48 INPUT D2-8 BAT48 IN	Alert / Fault Registers
	AL DF DE DD DC DA D9
D3-1 V6 UV D3-0 V6 OV D3-3 V12 UV D3-2 V12 OV DF-5 PLL COMP DF-7 FSYNC DF-6 FSYNC D5-4 CCL	
SHORT Current High Current Low Constant Current	
D7-0 BAT12 OUT D7-1 BAT12 OUT D7-2 BAT12 INP D7-3 BAT12 INP D7-4 BAT48 OUT D7-5 BAT48 OUT D7-6 BAT48 INPUT D7-7 BAT48 IN	
OVER VOLT LIMIT UNDR VOLT LIMIT OVER VOLT LIMIT UNDR VOLT LIMIT OVER VOLT LIMIT UNDR VOLT LIMIT OV LIMIT UNDR VOLT LIMIT	
D5-0 OC1 LST D9 5:0 D5-1 OC2 LST DA 5:0 D5-2 NOC LST D9 5:0	
M P1 P2 P3 P4 P1 P2 P3 P4 P1 P2 P3 P4 P2 P3 P4	
	GUI Sample Timers (Polling)
	I2C: 0xC0 Alerts Go
	Update Interval

Figure 47. Alert Display Tab Buttons Master Only

Figure 48 shows the form operating with one master and three slaves.

bout										
Control Regs (Hex	) Status Regs (He	ex) Startup Option	ns R5	svd 🎽	RSVD	RSVD	RSVD			
Control Registers	Config & Status	Alert Display			· · · · · · · · · · · · · · · · · · ·		1			
Alerts / Status Flags     Update Status     C0-7 XSTAT FLAG     B0-6 CLEAR FAULTs     Toggle PVM-EN Pin 13     Auto Clear Faults										
Fault Index C0	Fault Reg1 D2	Fault Reg2 D3 Fa	ult Reg3 D4	Fault Reg4 D5	Fault Reg5 D6	Fault Reg6 D7	Fault Reg7 D8			
M S1 S2 S3 M S1 S3 S3										
Fault Reg 10 D9	Fault Reg11 DA	Sys	Status 1 DC	ys. Status 2 D	D Sys. Status 4 DF					
M S1 S2 S3	M S1 S2 S3	M	S1 S2 S3 1	M S1 S2 S	3 M S1 S2 S3					
Master Error Status	: Flags									
D4-5 MCU VDD	UV D3-4 Fly	/back OC	omm Error	D8-0 HS NM SHORT	DS D8-2 LS NMOS SHORT	5 D8-1 BAT12 GND SHORT	D8-3 BAT48 GND SHORT			
D4-4 MCU VDD	OV D8-4 Flyba	ck FET Short Clea	1   52   53 r 12C Error	M S1 S2	S3 M S1 S2 S	3 M S1 S2 S3	M S1 S2 S3			
Error / Fault Status										
D3-7 POR Event	D3-6 BAT12 UVLO	D6-2 CONT OC2 D6-	4 CONT NOC	D4-0 PVCC N	NG D3-5 VIN OV	D5-5 ACP	D5-7 TSD			
M S1 S2 S3	M S1 S2 S3	M S1 S2 M	S1 S2	M S1 S2	S3 M S1 S2 S	3 M S1 S2 S3	M S1 S2 S3			
D2-0 BAT12 OUTPUT OV	D2-1 BAT12 OUTPUT UV	D2-2 BAT12 INPUT D2-3 OV	BAT12 INPUT UV	D2-4 BAT48 OUPUT OV	D2-5 BAT48 OUTPUT UV	D2-6 BAT48 INPUT OV	D2-7 BAT48 INPUT UV			
M S1 S2 S3	M S1 S2 S3	M S1 S2 S3 M	S1 S2 S3	M S1 S2	S3 M S1 S2 S	3 M S1 S2 S3	M S1 S2 S3			
D3-1 V6 UV	D3-0 V6 OV	D3-3 V12 UV D3	3-2 V12 OV	DF-5 PLL CON SHORT	MP DF-7 FSYNC Current High	DF-6 FSYNC Current Low	D5-4 CCL Constant Current			
M S1 S2 S3	M S1 S2 S3	M S1 S2 S3 M	S1 S2 S3	M S1 S2	S3 M S1 S2 S	3 M S1 S2 S3	M S1 S2 S3			
D7-0 BAT12 OUT OVER VOLT LIMIT	D7-1 BAT12 OUT UNDR VOLT LIMIT	D7-2 BAT12 INP D7-3 OVER VOLT LIMIT UND	3 BAT12 INP R VOLT LIMIT	D7-4 BAT48 O OVER VOLT LI	MIT UNDR VOLT LIM	T D7-6 BAT48 INPUT IT OV LIMIT	D7-7 BAT48 INP UNDR VOLT LIMIT			
M S1 S2 S3	M S1 S2 S3	M S1 S2 S3 M	S1 S2 S3	M S1 S2	S3 M S1 S2 S	3 M S1 S2 S3	M S1 S2 S3			
M P1 P2 P3	P4 P5 P6 P	1 P2 P3 P4 P5 P	6 P1 P2 P3	3 P4 P5 P6						
S1 P1 P2 P3	3 P4 P5 P6 P	1 P2 P3 P4 P5 P	6 P1 P2 P3	3 P4 P5 P6						
S2 P1 P2 P3	P4 P5 P6 P1	1 P2 P3 P4 P5 P	6 P1 P2 P3	8 P4 P5 P6						
S3 P1 P2 P3	P4 P5 P6 P1	1 P2 P3 P4 P5 P	6 P1 P2 P3	8 P4 P5 P6						

Figure 48. Alerts Display Tab with Four Active Devices

The Auto Clear Faults check box at the top of the form provides options during polling. Auto Clear Faults is used during testing to automatically clear faults, which is useful for simulating various faults when polling is active.



### 5.6 Config & Status Tab

The **Config & Status** tab shown in <u>Figure 49</u> deals specifically with the system status registers (0xDC, 0xDD, and 0xDF). Like the alert registers, these registers are read only. However, these registers are general information registers.

Control Regs (Hex) S	Status Regs (Hex)	Startup Options	RSVD	RSVD	RSVD	RSVD					
Control Registers Co	onfig & Status	Alert Display									
Update Status BO-6 CLEAR FAULT FLAGS											
-System Status Register 1 (	)xDC										
Device DC-7 PW Output Rea	M DC-5 PWM Out ady Mode	DC-4 Protection Mode	DC-3 Switching Mode	DC-2 Position	DC-0 BT/BK						
M 0x4C Driver Enal	bled 3 State	Hiccup	DE_Mode	Master	Buck Mode						
System Status Register 2	0xDD			7							
Device DD-6 Maxi Phase	imum DD-3 Op e Pha	erating DD-0 F se Enable	Phase Drop e / Disable								
M 0x4C 000 6 Phase	110 2 Pha	se Phase D	rop Enabled								
System Status Register 4	0xDF										
Device DF-7 FSYNC Low Curren	C DF-6 FSYNC nt High Current	DF-5 PLL Short DF-4 Source	Clock DF-3 Soft e Change Done	t On DF-2 Soft Start Done	e DF-1 PLL DF	-0 Clock Source					
M 0x4C FSYNC Norm	nal FSYNC Normal	PLL NORMAL CLK S	Stable Normal	SS Done	Locked Int	ernal					

Figure 49. Config & Status Tab

The system status registers provide two functions:

- (1) They provide a read-back that verifies how the setup programming has been interpreted. The part read-back indicates the processes mode selections are as desired.
- (2) They provide real-time feedback of device "on-the-fly" decision making. The ISL78226 or ISL78224 is constantly calculating proper mode adjustment as conditions change. The registers provide a real-time window of the functionality of the device internal mode controls and adjustments. Like the other step-up tabs, this tab provides an English language interpretation of the read hex value.

Review the register information about the system status registers. As <u>Figure 50 on page 40</u> shows, location 0xDD provides mode setting verification (Bits 6, 5, 4, and 0) and real time status (Bits 3, 2, and 1).



### ISL78226EVKIT1Z, ISL78224EVKIT2Z

Name	Address	Bit	R/ W	Name/ Purpose	Default Value	Description	Comment	
		o	R	Phase Drop Enable/Disa ble	0×0	-1 = Phase Drop Disabled -0 = Phase Drop Enabled	Reflecting PD_CTRL pin configuration	
		1		Operating		1,1,1 = 6-phase 1,0,1 = 4-phase 0.1.1 = 3-phase		
System			2	R	Phase 07 (While in 07	0x0	0,0,1 = not assigned 1,1,0 = 2-phase	Operating Phase count indication (Master) and Reflecting PD_0 and PD_1 pin status for Slave
Status Register 2	0xDD	з	Operation)		0,1,0 = 1-phase 0,1,0 = not assigned 0,0,0 = No Phase Drop (Phase Drop disabled)			
		4		Maximum	0,0,0 = 6-Phase 0,0,1 = 4-Phase 0,1 0 = 2-Phase 0 = 0 = 0.2 - Phase 0 = 0 = 0.2 - Phase 0 = 0 = 0.2 - Phase 0 = 0.2 - Phase	Reflecting PWM Pin Configuration at Initialization Phase. If PWM5 or PWM6 = VCC, 4-Phase		
		5         R         Phase         0x0         0,1,1 = 2-Phase         If PWM4 = V           Setting         1,0,0 = 1-Phase         If PWM3 = V	If PWM4 = Vcc, 3-Phase If PWM3 = VCC, 2-Phase If PWM2 = VCC, 1-Phase					
		6		Reserved		1,1,1 = Setting Errot (1,1,0 and 1,0,1 are not used)	If PWM1 = VCC, Error and Latch Off	

Figure 50. System Status Registers

The Update Status button calls the same routine as the Update Status button on the Alerts Display tab. A duplicate is on this tab for your convenience.

The Clear Faults Flags button is a duplicate of the same function on the Alerts Display tab.



### 6. Alternate Configurations

The ISL78224EVAL2Z and ISL78226EVAL1Z evaluation boards can be configured to operate without the support of the flyback converter or without the support of the external computer and GUI.

The ISL78224EVAL2Z and ISL78226EVAL1Z can be configured in buck or boost operation. Each of those can be configured without a flyback and with or without the GUI dongle.

- Buck operation of the ISL78224EVAL2Z without flyback and with the GUI
- Buck operation of the ISL78224EVAL2Z without flyback and without GPIO from the GUI
- · Boost operation of the ISL78224EVAL2Z without flyback and with the GUI
- · Boost operation of the ISL78224EVAL2Z without flyback and without GPIO from the GUI
- Buck operation of the ISL78226EVAL1Z without flyback and with the GUI
- Buck operation of the ISL78226EVAL1Z without flyback and without GPIO from the GUI
- · Boost operation of the ISL78226EVAL1Z without flyback and with the GUI
- Boost operation of the ISL78226EVAL1Z without flyback and without GPIO from the GUI

### 6.1 Buck Operation of the ISL78224EVAL2Z without Flyback and with the GUI

- (1) Configure the phase drop, jumper  $J_1$  to disable phase drop and leave it open to enable phase drop.
- (2) Connect a disabled ~48V source to the BAT48 terminal lug.
- (3) Connect a disabled electronic load to the BAT12 terminal lug.
- (4) Connect a disabled ~6V bias (~0.5A) to the BAT\_IN node ( $TP_{13}$ ).
- (5) All Bode plot functions are already disabled on the ISL78224EVAL2Z.
- (6) Address is already set to 0 on the ISL78224EVAL2Z.
- (7) Driver DRV\_EN pins are already connected on the ISL78224EVAL2Z.
- (8) PWM\_TRI is already connected to VCC on the ISL78224EVAL2Z.
- (9) Remove jumper  $J_4$  to disconnect VIN\_FLY from VIN.
- (10) Connect V6 ( $TP_{19}$ ) to a disabled external 6V source.
- (11) Connect VIN  $(TP_{14})$  and V12  $(TP_{18})$  to a disabled external 12V source.
- (12) Connect the GUI dongle to  $J_{77}$  (GPIO) and  $J_{74}$  (I<sup>2</sup>C). Note the Pin 1 locations.
- (13) Enable the BAT48, BAT IN, V6, VIN, and V12 voltage sources.
- (14) Use the GUI to exercise the converter in buck mode and EN.
- (15) Enable can be verified by observing the presence of voltages at PVCC, VCC, MCUVDD, and CLK\_OUT.
- (16) Use the GUI to exercise PWM\_EN.
- (17) Observe 12V at the unloaded BAT12 output.
- (18) BAT12 can now be loaded. Maintain the FET surface temperatures below 100°C with fans.
- (19) The I<sup>2</sup>C connections at  $J_{74}$  is available using the GUI.
- (20) The 6V bias to BAT\_IN is no longer needed and can be turned off at this point.
- (21) To shut down the converter:
  - (a) Turn off the BAT\_IN 6V bias if present.
  - (b) Remove the BAT12 load.
  - (c) Disable PWM\_EN using the GUI.
  - (d) Disable EN using the GUI.
  - (e) Turn off the V6, VIN, and V12 sources.
  - (f) Turn off the BAT48 source.



- (g) Disconnect V6 and V12.
- (22) To reconfigure for buck, flyback, and GUI operation disconnect all of the jumpers and reconfigure with the following jumpers:

(a) J<sub>1</sub> (Phase Drop), J<sub>4</sub> (VIN\_FLY), J<sub>80</sub> (2-3) (TRACK), TP<sub>23</sub> (BAT48 Bode), and TP<sub>24</sub> (BAT12 Bode).

### 6.2 Buck operation of the ISL78224EVAL2Z without flyback and without GPIO from the GUI

- (1) Configure the phase drop, jumper  $J_1$  to disable phase drop and leave it open to enable phase drop.
- (2) Connect a disabled ~48V source to the BAT48 terminal lug.
- (3) Connect a disabled electronic load to the BAT12 terminal lug.
- (4) Connect a disabled ~6V bias (~0.5A) to the BAT\_IN node ( $TP_{13}$ ).
- (5) All Bode plot functions are already disabled on the ISL78224EVAL2Z.
- (6) Address is already set to 0 on the ISL78224EVAL2Z.
- (7) Driver DRV\_EN pins are already connected on the ISL78224EVAL2Z.
- (8) PWM\_TRI is already connected to VCC on the ISL78224EVAL2Z.
- (9) Jumper  $J_{70}$  Pin 2 to  $J_{70}$  Pin 3 (PGND) to command buck operation.
- (10) Jumper J<sub>88</sub> Pin 2 to J<sub>88</sub> Pin 1 (VCC) to command continuous conduction mode (CCM) or J<sub>88</sub> Pin 2 to J<sub>88</sub> Pin 3 (GND) to command diode emulation mode (DE).
- (11) Jumper J<sub>89</sub> Pin 2 to J<sub>89</sub> Pin 1 (VCC) to command Latch off Fault protection (LAT) or J<sub>89</sub> Pin 2 to J<sub>89</sub> Pin 3 (GND) to command hiccup fault protection (HIC).
- (12) Remove jumper  $J_4$  to disconnect VIN\_FLY from VIN.
- (13) Connect V6 ( $TP_{19}$ ) to a disabled external 6V source.
- (14) Connect VIN  $(TP_{14})$  and V12  $(TP_{18})$  to a disabled external 12V source.
- (15) Enable the BAT48, BAT\_IN, V6, VIN, and V12 voltage sources.
- (16) Jumper  $J_{58}$  to command enable.
- (17) Enable can be verified by observing the presence of voltages at PVCC, VCC, MCUVDD, and CLK\_OUT.
- (18) Jumper J<sub>77</sub> Pin 5 to J<sub>77</sub> Pin 6 to command PWM\_EN, see Figure 51. Avoid bounce to this connection.



Figure 51.

- (19) Observe 12V at the unloaded BAT12 output.
- (20) BAT12 can now be loaded. Maintain the FET surface temperatures below 100°C with fans.
- (21) The I<sup>2</sup>C connections at  $J_{74}$  remains available for use, with or without the GUI dongle.
- (22) The 6V bias to BAT\_IN is no longer needed and can be turned off at this point.
- (23) To shut down the converter:
  - (a) Turn off the BAT\_IN 6V bias if present.
  - (b) Remove the BAT12 load.
  - (c) Remove the  $J_{77}$  jumper to terminate PWM\_EN.
  - (d) Remove the  $J_{58}$  jumper to terminate EN.
  - (e) Turn off the V6, VIN, and V12 sources.



- (f) Turn off the BAT48 source.
- (g) Disconnect V6 and V12.
- (24) To reconfigure for buck, flyback, and GUI operation disconnect all of the jumpers and reconfigure with the following jumpers:
  - (a) J<sub>1</sub> (Phase Drop, J<sub>4</sub> (VIN\_FLY), J<sub>80</sub> (2-3) (TRACK), TP<sub>23</sub> (BAT48 Bode), and TP<sub>24</sub> (BAT12 Bode).

### 6.3 Boost Operation of the ISL78224EVAL2Z without Flyback and with the GUI

- (1) Configure the phase drop, jumper  $J_1$  to disable phase drop and leave it open to enable phase drop.
- (2) Connect a disabled  $\sim$ 12V source to the BAT12 terminal lugs.
- (3) Connect a disabled electronic load to the BAT48 terminal lugs.
- (4) A 6V BAT\_IN  $(TP_{13})$  bias is not needed in Boost mode.
- (5) All Bode plot functions are already disabled on the ISL78224EVAL2Z.
- (6) Address is already set to 0 on the ISL78224EVAL2Z.
- (7) Driver DRV\_EN pins are already connected on the ISL78224EVAL2Z.
- (8) PWM TRI is already connected to VCC on the ISL78224EVAL2Z.
- (9) Remove jumper  $J_4$  to disconnect VIN\_FLY from VIN.
- (10) Connect V6 (TP<sub>19</sub>) to a disabled external 6V source.
- (11) Connect VIN (TP<sub>14</sub>) and V12 (TP<sub>18</sub>) to a disabled external 12V source.
- (12) Connect the GUI dongle to  $J_{77}$  (GPIO) and  $J_{74}$  (I<sup>2</sup>C). Note Pin 1 locations.
- (13) Enable the BAT12, V6, VIN, and V12 voltage sources.
- (14) Use the GUI to exercise the converter in Boost mode and EN.
- (15) Enable can be verified by observing the presence of voltages at PVCC, VCC, MCUVDD, and CLK\_OUT.
- (16) Use the GUI to exercise PWM EN.
- (17) Observe 48V at the unloaded BAT48 output.
- (18) BAT48 can now be loaded. Maintain the FET surface temperatures below 100°C with fans.
- (19) The I<sup>2</sup>C connections at  $J_{74}$  is available using the GUI.
- (20) To shut down the converter:
  - (a) Disable the BAT48 load.
  - (b) Disable PWM\_EN using the GUI.
  - (c) Disable EN using the GUI.
  - (d) Turn off the V6, VIN, and V12 sources.
  - (e) Turn off the BAT12 source.
  - (f) Disconnect V6 and V12.
- (21) To reconfigure for boost and flyback and GUI operation disconnect all of the jumpers and reconfigure with the following jumpers:
  - (a) J<sub>1</sub> (Phase Drop, J<sub>4</sub> (VIN\_FLY), J<sub>80</sub> (2-3) (TRACK), TP<sub>23</sub> (BAT48 Bode), and TP<sub>24</sub> (BAT12 Bode).

## 6.4 Boost Operation of the ISL78224EVAL2Z without Flyback and without GPIO from the GUI

- (1) Configure the phase drop, jumper  $J_1$  to disable phase drop and leave it open to enable phase drop.
- (2) Connect a disabled ~12V source to the BAT12 terminal lugs.
- (3) Connect a disabled electronic load to the BAT48 terminal lugs.
- (4) A 6V BAT\_IN  $(TP_{13})$  bias is not needed in Boost mode.
- (5) All Bode plot functions are already disabled on the ISL78224EVAL2Z.
- (6) Address is already set to 0 on the ISL78224EVAL2Z.
- (7) Driver DRV\_EN pins are already connected on the ISL78224EVAL2Z.
- (8) PWM\_TRI is already connected to VCC on the ISL78224EVAL2Z.
- (9) Jumper  $J_{70}$  Pin 2 to  $J_{70}$  Pin 3 (VCC) to command boost operation.
- (10) Jumper J<sub>88</sub> Pin 2 to J<sub>88</sub> Pin 1 (VCC) to command continuous conduction mode (CCM) or J<sub>88</sub> Pin 2 to J<sub>88</sub> Pin 3 (GND) to command diode emulation mode (DE).
- (11) Jumper J<sub>89</sub> Pin 2 to J<sub>89</sub> Pin 1 (VCC) to command Latch off Fault protection (LAT) or J<sub>89</sub> Pin 2 to J<sub>89</sub> Pin 3 (GND) to command hiccup fault protection (HIC).
- (12) Remove jumper  $J_4$  to disconnect VIN\_FLY from VIN.
- (13) Connect V6 (TP<sub>19</sub>) to a disabled external 6V source.
- (14) Connect VIN  $(TP_{14})$  and V12  $(TP_{18})$  to a disabled external 12V source.
- (15) Enable the BAT12, V6, VIN, and V12 voltage sources.
- (16) Jumper  $J_{58}$  to command enable.
- (17) Enable can be verified by observing the presence of voltages at PVCC, VCC, MCUVDD, and CLK\_OUT.
- (18) Jumper J<sub>77</sub> Pin 5 to J<sub>77</sub> Pin 6 to command PWM\_EN, see Figure 52. Avoid bounce to this connection.



Figure 52.

- (19) Observe 48V at the unloaded BAT48 output.
- (20) BAT48 can now be loaded. Maintain the FET surface temperatures below 100°C with fans.
- (21) The I<sup>2</sup>C connections at J<sub>74</sub> remains available for use, with or without the GUI dongle.
- (22) To shut down the converter:
  - (a) Disable the BAT48 load.
  - (b) Remove the  $J_{77}$  jumper to terminate PWM\_EN.
  - (c) Remove the  $J_{58}$  jumper to terminate EN.
  - (d) Turn off the V6, VIN, and V12 sources.
  - (e) Turn off the BAT12 source.
  - (f) Disconnect V6 and V12.
- (23) To reconfigure for boost and flyback and GUI operation disconnect all of the jumpers and reconfigure with the following jumpers:
  - (a) J<sub>1</sub> (Phase Drop, J<sub>4</sub> (VIN\_FLY), J<sub>80</sub> (2-3) (TRACK), TP<sub>23</sub> (BAT48 Bode), and TP<sub>24</sub> (BAT12 Bode).



### 6.5 Buck Operation of the ISL78226EVAL1Z without Flyback and with the GUI

- (1) Configure the Phase Drop Switch  $SW_1$  on for no phase drop, off for phase drop.
- (2) Connect a disabled ~48V source to the BAT48 terminal lugs.
- (3) Connect a disabled electronic load to the BAT12 terminal lugs.
- (4) Connect a disabled ~6V bias (~0.5A) to the BAT12\_IN node ( $J_{50}$  banana socket).
- (5) Place a jumper on  $J_{14}$  to disable the BAT48 Bode plot function.
- (6) Place a jumper on  $J_{15}$  to disable the BAT12 Bode plot function.
- (7) Place a jumper on  $J_{26}$  to disable the MCUVDD Bode plot function.
- (8) Jumper  $J_{81}$  Pin 2 to  $J_{81}$  Pin 3 (GND) to command ADDR1 low.
- (9) Jumper  $J_{82}$  Pin 2 to  $J_{82}$  Pin 3 (GND) to command ADDR2 low.
- (10) Verify that  $JP_{310}$ ,  $JP_{410}$ ,  $JP_{510}$ , and  $JP_{610}$  are installed. Install them if they are not already present.
- (11) Jumper J<sub>71</sub> Pin 2 to J<sub>71</sub> Pin 1 (VCC) to command PWM\_TRI operation.
- (12) Remove jumper J<sub>4</sub> to disconnect VIN\_FLY from VIN.
- (13) Connect V6 (TP<sub>8</sub> banana) to a disabled external 6V source.
- (14) Connect VIN (J55 banana) and V12 (TP7 banana) to a disabled external 12V source.
- (15) Connect the GUI dongle to  $J_{77}$  (GPIO) and  $J_{74}$  (I<sup>2</sup>C). Note Pin 1 locations.
- (16) Enable the BAT48, BAT12\_IN, V6, VIN, and V12 voltage sources.
- (17) Use the GUI to exercise the converter in buck mode and EN.
- (18) Enable can be verified by observing the presence of voltages at PVCC, VCC, MCUVDD, and CLK\_OUT.
- (19) Use the GUI to exercise PWM\_EN.
- (20) Observe 12V at the unloaded BAT12 output.
- (21) BAT12 can now be loaded. Maintain the FET surface temperatures below 100°C with fans.
- (22) The I<sup>2</sup>C connections at  $J_{74}$  is available using the GUI.
- (23) The 6V bias to BAT12\_IN (J<sub>50</sub>) is no longer needed and can be turned off at this point.
- (24) To shut down the converter:
  - (a) Turn off the BAT12\_IN 6V bias if present.
  - (b) Disable the BAT12 load.
  - (c) Disable PWM\_EN using the GUI.
  - (d) Disable EN using the GUI.
  - (e) Turn off the V6, VIN, and V12 sources.
  - (f) Turn off the BAT48 source.
  - (g) Disconnect V6 and V12.
- (25) To reconfigure for buck, flyback, and GUI operation disconnect all of the jumpers and reconfigure with the following jumpers:
  - (a)  $J_4$  (VIN\_FLY),  $J_{14}$  (BAT48 Bode),  $J_{15}$  (BAT12 Bode),  $J_{26}$  (MCUVDD Bode),  $J_{71}$  (1-2) (PWM\_TRI),  $J_{80}$  (2-3) (TRACK),  $J_{81}$ (2-3) (ADDR1),  $J_{82}$ (2-3) (ADDR2),  $JP_{310}$  (DRV\_EN),  $JP_{410}$  (DRV\_EN),  $JP_{510}$  (DRV\_EN), and  $JP_{610}$  (DRV\_EN).
  - (b) Set phase drop switch  $SW_1$  to on.



# 6.6 Buck Operation of the ISL78226EVAL1Z without Flyback and without GPIO from the GUI

- (1) Configure the Phase Drop Switch  $SW_1$  on for no phase drop, off for phase drop.
- (2) Connect a disabled ~48V source to the BAT48 terminal lugs.
- (3) Connect a disabled electronic load to the BAT12 terminal lugs.
- (4) Connect a disabled ~6V bias (~0.5A) to the BAT12\_IN node ( $J_{50}$  banana socket).
- (5) Place a jumper on  $J_{14}$  to disable the BAT48 Bode plot function.
- (6) Place a jumper on  $J_{15}$  to disable the BAT12 Bode plot function.
- (7) Place a jumper on  $J_{26}$  to disable the MCUVDD Bode plot function.
- (8) Place a jumper on  $J_{62}$ .
- (9) Jumper  $J_{81}$  Pin 2 to  $J_{81}$  Pin 3 (GND) to command ADDR1 low.
- (10) Jumper  $J_{82}$  Pin 2 to  $J_{82}$  Pin 3 (GND) to command ADDR2 low.
- (11) Verify that JP<sub>310</sub>, JP<sub>410</sub>, JP<sub>510</sub>, and JP<sub>610</sub> are installed. Install them if they are not already present.
- (12) Jumper J<sub>71</sub> Pin 2 to J<sub>71</sub> Pin 1 (VCC) to command PWM\_TRI operation.
- (13) Jumper  $J_{70}$  Pin 2 to  $J_{70}$  Pin 3 (GND) to command buck operation.
- (14) Jumper J<sub>88</sub> Pin 2 to J<sub>88</sub> Pin 1 (VCC) to command continuous conduction mode (CCM) or J<sub>88</sub> Pin 2 to J<sub>88</sub> Pin 3 (GND) to command diode emulation mode (DE).
- (15) Jumper J<sub>89</sub> Pin 2 to J<sub>89</sub> Pin 1 (VCC) to command Latch off Fault protection (LAT) or J<sub>89</sub> Pin 2 to J<sub>89</sub> Pin 3 (GND) to command hiccup fault protection (HIC).
- (16) Remove jumper  $J_4$  to disconnect VIN\_FLY from VIN.
- (17) Connect V6 (TP $_8$  banana) to a disabled external 6V source.
- (18) Connect VIN (J<sub>55</sub> banana) and V12 (TP<sub>7</sub> banana) to a disabled external 12V source.
- (19) Enable the BAT48, BAT12\_IN, V6, VIN, and V12 voltage sources.
- (20) Jumper  $J_{58}$  to command enable.
- (21) Enable can be verified by observing the presence of voltages at PVCC, VCC, MCUVDD, and CLK\_OUT.
- (22) Jumper J<sub>77</sub> Pin 5 to J<sub>77</sub> Pin 6 to command PWM\_EN. See Figure 53. Avoid bounce to this connection.



Figure 53.

- (23) Observe 12V at the unloaded BAT12 output.
- (24) BAT12 can now be loaded. Maintain the FET surface temperatures below 100°C with fans.
- (25) The I<sup>2</sup>C connections at J<sub>74</sub> remains available for use, with or without the GUI dongle.
- (26) The 6V bias is no longer needed and can be turned off at this point.
- (27) To shut down the converter:
  - (a) Turn off the BAT12\_IN 6V bias if present.
  - (b) Disable the BAT12 load.



- (c) Remove the J<sub>77</sub> jumper to terminate PWM\_EN.
- (d) Remove the  $J_{58}$  jumper to terminate EN.
- (e) Turn off the V6, VIN, and V12 sources.
- (f) Turn off the BAT48 source.
- (g) Disconnect V6 and V12.
- (28) Do not reinstall the GUI dongle after these connections have been made as the dongle provides drive to some of the above mentioned signals and bus contention occurs.
- (29) To reconfigure for buck, flyback, and GUI operation disconnect all of the jumpers and reconfigure with the following jumpers:
  - (a)  $J_4$  (VIN\_FLY),  $J_{14}$  (BAT48 Bode),  $J_{15}$  (BAT12 Bode),  $J_{26}$  (MCUVDD Bode),  $J_{71}(1-2)$  (PWM\_TRI),  $J_{80}$  (2-3) (TRACK),  $J_{81}(2-3)$  (ADDR1),  $J_{82}(2-3)$  (ADDR2),  $JP_{310}$  (DRV\_EN),  $JP_{410}$  (DRV\_EN),  $JP_{510}$  (DRV\_EN), and  $JP_{610}$  (DRV\_EN).
  - (b) Set phase drop switch  $SW_1$  to on.

### 6.7 Boost Operation of the ISL78226EVAL1Z without Flyback and with the GUI

- (1) Configure the Phase Drop Switch  $SW_1$  on for no phase drop, off for phase drop.
- (2) Connect a disabled  $\sim$ 12V source to the BAT12 terminal lugs.
- (3) Connect a disabled electronic load to the BAT48 terminal lugs.
- (4) A 6V BAT12\_IN (J<sub>50</sub> banana) bias is not needed in Boost mode.
- (5) Place a jumper on  $J_{14}$  to disable the BAT48 Bode plot function.
- (6) Place a jumper on  $J_{15}$  to disable the BAT12 Bode plot function.
- (7) Place a jumper on  $J_{26}$  to disable the MCUVDD Bode plot function.
- (8) Jumper  $J_{81}$  Pin 2 to  $J_{81}$  Pin 3 (GND) to command ADDR1 low.
- (9) Jumper  $J_{82}$  Pin 2 to  $J_{82}$  Pin 3 (GND) to command ADDR2 low.
- (10) Verify that JP<sub>310</sub>, JP<sub>410</sub>, JP<sub>510</sub>, and JP<sub>610</sub> are installed. Install them if they are not already present.
- (11) Jumper J<sub>71</sub> Pin 2 to J<sub>71</sub> Pin 1 (VCC) to command PWM\_TRI operation.
- (12) Remove jumper J<sub>4</sub> to disconnect VIN\_FLY from VIN.
- (13) Connect V6 (TP<sub>8</sub> banana) to a disabled external 6V source.
- (14) Connect VIN (J<sub>55</sub> banana) and V12 (TP7 banana) to a disabled external 12V source.
- (15) Connect the GUI dongle to  $J_{77}$  (GPIO) and  $J_{74}$  (I<sup>2</sup>C). Note Pin 1 locations.
- (16) Enable the BAT12, V6, VIN, and V12 voltage sources.
- (17) Use the GUI to exercise the converter in Boost mode and EN.
- (18) Enable can be verified by observing the presence of voltages at PVCC, VCC, MCUVDD, and CLK\_OUT.
- (19) Use the GUI to exercise PWM\_EN.
- (20) Observe 48V at the unloaded BAT48 output.
- (21) BAT48 can now be loaded. Maintain the FET surface temperatures below 100°C with fans.
- (22) The I<sup>2</sup>C connections at  $J_{74}$  is available using the GUI.
- (23) To shut down the converter:
  - (a) Disable the BAT48 load.
  - (b) Disable PWM\_EN using the GUI.
  - (c) Disable EN using the GUI.
  - (d) Turn off the V6, VIN, and V12 sources.
  - (e) Turn off the BAT12 source.
  - (f) Disconnect V6 and V12.



- (24) To reconfigure for boost and flyback and GUI operation disconnect all of the jumpers and reconfigure with the following jumpers:
  - (a)  $J_4$  (VIN\_FLY),  $J_{14}$  (BAT48 Bode),  $J_{15}$  (BAT12 Bode),  $J_{26}$  (MCUVDD Bode),  $J_{71}(1-2)$  (PWM\_TRI),  $J_{80}$  (2-3) (TRACK),  $J_{81}(2-3)$  (ADDR1),  $J_{82}(2-3)$  (ADDR2),  $JP_{310}$  (DRV\_EN),  $JP_{410}$  (DRV\_EN),  $JP_{510}$  (DRV\_EN), and  $JP_{610}$  (DRV\_EN).
  - (b) Set phase drop switch  $SW_1$  to on.

### 6.8 Boost Operation of the ISL78226EVAL1Z without Flyback and without GPIO from the GUI

- (1) Configure the Phase Drop Switch  $SW_1$  on for no phase drop, off for phase drop.
- (2) Connect a disabled  $\sim$ 12V source to the BAT12 terminal lugs.
- (3) Connect a disabled electronic load to the BAT48 terminal lugs.
- (4) A 6V BAT12\_IN (J<sub>50</sub> banana) bias is not needed in Boost mode.
- (5) Place a jumper on  $J_{14}$  to disable the BAT48 Bode plot function.
- (6) Place a jumper on  $J_{15}$  to disable the BAT12 Bode plot function.
- (7) Place a jumper on  $J_{26}$  to disable the MCUVDD Bode plot function.
- (8) Place a jumper on  $J_{62}$ .
- (9) Jumper  $J_{81}$  Pin 2 to  $J_{81}$  Pin 3 (GND) to command ADDR1 low.
- (10) Jumper  $J_{82}$  Pin 2 to  $J_{82}$  Pin 3 (GND) to command ADDR2 low.
- (11) Verify that  $JP_{310}$ ,  $JP_{410}$ ,  $JP_{510}$ , and  $JP_{610}$  are installed. Install them if they are not already present.
- (12) Jumper J<sub>71</sub> Pin 2 to J<sub>71</sub> Pin 1 (VCC) to command PWM\_TRI operation.
- (13) Jumper  $J_{70}$  Pin 2 to  $J_{70}$  Pin 1 (VCC) to command boost operation.
- (14) Jumper J<sub>88</sub> Pin 2 to J<sub>88</sub> Pin 1 (VCC) to command continuous conduction mode (CCM) or J<sub>88</sub> Pin 2 to J<sub>88</sub> Pin 3 (GND) to command diode emulation mode (DE).
- (15) Jumper J<sub>89</sub> Pin 2 to J<sub>89</sub> Pin 1 (VCC) to command Latch off Fault protection (LAT) or J<sub>89</sub> Pin 2 to J<sub>89</sub> Pin 3 (GND) to command hiccup fault protection (HIC).
- (16) Remove jumper J<sub>4</sub> to disconnect VIN\_FLY from VIN.
- (17) Connect V6 (TP $_8$  banana) to a disabled external 6V source.
- (18) Connect VIN (J<sub>55</sub> banana) and V12 (TP<sub>7</sub> banana) to a disabled external 12V source.
- (19) Enable the BAT12, V6, VIN, and V12 voltage sources.
- (20) Jumper  $J_{58}$  to command enable.
- (21) Enable can be verified by observing the presence of voltages at PVCC, VCC, MCUVDD, and CLK\_OUT.
- (22) Jumper J<sub>77</sub> Pin 5 to J<sub>77</sub> Pin 6 to command PWM\_EN, see Figure 54. Avoid bounce to this connection.



Figure 54.

(23) Observe 48V at the unloaded BAT48 output.



- (24) BAT48 can now be loaded. Maintain the FET surface temperatures below 100°C with fans.
- (25) The I<sup>2</sup>C connections at  $J_{74}$  remains available for use, with or without the GUI dongle.
- (26) To shut down the converter:
  - (a) Disable the BAT48 load.
  - (b) Remove the  $J_{77}$  jumper to terminate PWM\_EN.
  - (c) Remove the  $J_{58}$  jumper to terminate EN.
  - (d) Turn off the V6, VIN, and V12 sources.
  - (e) Turn off the BAT12 source.
  - (f) Disconnect V6 and V12.
- (27) Do not reinstall the GUI dongle after these connections have been made as the dongle provides drive to some of the above mentioned signals and bus contention occurs.
- (28) To reconfigure for boost and flyback and GUI operation disconnect all of the jumpers and reconfigure with the following jumpers:
  - (a)  $J_4$  (VIN\_FLY),  $J_{14}$  (BAT48 Bode),  $J_{15}$  (BAT12 Bode),  $J_{26}$  (MCUVDD Bode),  $J_{71}(1-2)$  (PWM\_TRI),  $J_{80}$  (2-3) (TRACK),  $J_{81}$  (2-3) (ADDR1),  $J_{82}(2-3)$  (ADDR2),  $JP_{310}$  (DRV\_EN),  $JP_{410}$  (DRV\_EN),  $JP_{510}$  (DRV\_EN), and  $JP_{610}$  (DRV\_EN).
  - (b) Set phase drop switch  $SW_1$  to on.



### 7. PCB Layout Guidelines

The AC performance of this circuit depends greatly on the care taken in designing the Printed Circuit Board (PCB). The following are recommendations to achieve optimum high performance from the PCB.

ISL78226EVAL1Z evaluation board: six layers, 0.125 inch thick FR4 material, +125°C maximum temperature, 2oz copper top/bottom, 4oz copper layers 2 through 5.

ISL78224EVAL2Z evaluation board: eight layers, 0.125 inch thick FR4 material, +125°C maximum temperature, 2oz copper top/bottom, 4oz copper layers 2 through 7.

- The use of low inductance components, such as chip resistors and chip capacitors, is strongly recommended.
- Minimize signal trace lengths, especially for the VDD, charge pump decoupling, CS1, CS2, and VC0 to VC8 inputs. Trace inductance and capacitance can easily affect circuit performance. Avoid placing vias in the signal lines because they add inductance at high frequency.
- Match channel-to-channel analog I/O trace lengths and layout symmetry, especially for the CS1 and CS2 lines, because their inputs are normally very low voltage.
- Maximize use of AC decoupled PCB layers. Route all signal I/O lines over continuous ground planes (for example, no split planes or PCB gaps under these lines). Avoid vias in the signal I/O lines.
- When testing, use good quality connectors and cables, matching cable types, and keep cable lengths to a minimum.
- Caution: Avoid flexing the board because this can cause stress on the capacitors, resulting in either a short or open capacitor.

### 7.1 Maximum Operating Power for Evaluation Boards

#### 7.1.1 ISL78226

Conditions: No heatsink, +24°C ambient, phase balance enabled, Forced CCM mode, no phase drop.

- 2.4kW without airflow
- 3kW with airflow (airflow  $\sim$ 5M/s)

### 7.1.2 ISL78224

Conditions: No heatsink, +24°C ambient, phase balance enabled, Forced CCM mode, no phase drop.

- 1.2kW without airflow
- 2kW with airflow (airflow  $\sim$ 3.3M/s)



### 7.2 Evaluation Boards



Figure 55. ISL78226EVAL1Z 12V to 48V Bidirectional Customer Evaluation Board



Figure 56. ISL78224EVAL2Z 12V to 48V Bidirectional Customer Evaluation Board

UG073 Rev.4.00 Jun 7, 2019



### 7.3 ISL78226EVAL1Z Circuit Schematics

UG073 Rev.4.00 Jun 7, 2019







ISL78226EVKIT1Z, ISL78224EVKIT2Z

7. PCB Layout Guidelines

*<i>ENESAS* 















Figure 61. ISL78226EVAL1Z Schematic Page 5 of 10





UG073 Rev.4.00 Jun 7, 2019

RENESAS

Page 57 of 105

ISL78226EVKIT1Z, ISL78224EVKIT2Z





7. PCB Layout Guidelines

ISL78226EVKIT1Z, ISL78224EVKIT2Z





Figure 64. ISL78226EVAL1Z Schematic Page 8 of 10

UG073 Rev.4.00 Jun 7, 2019



Figure 65. ISL78226EVAL1Z Schematic Page 9 of 10





Figure 66. ISL78226EVAL1Z Schematic Page 10 of 10

RENESAS

ISL78226EVKIT1Z, ISL78224EVKIT2Z

7. PCB Layout Guidelines

### 7.4 ISL78224EVAL2Z Circuit Schematics



#### Figure 67. ISL78224EVAL2Z Schematic Page 1 of 8

7. PCB Layout Guidelines

ISL78226EVKIT1Z, ISL78224EVKIT2Z



Figure 68. ISL78224EVAL2Z Schematic Page 2 of 8



Figure 69. ISL78224EVAL2Z Schematic Page 3 of 8

ISL78226EVKIT1Z, ISL78224EVKIT2Z

7. PCB Layout Guidelines



Figure 70. ISL78224EVAL2Z Schematic Page 4 of 8





Figure 71. ISL78224EVAL2Z Schematic Page 5 of 8

Page 66 of 105

ISL78226EVKIT1Z, ISL78224EVKIT2Z

7. PCB Layout Guidelines









U2A 3

U5F 2

USE 4

DE/CCM

HIC/LAT

IN



Figure 73. ISL78224EVAL2Z Schematic Page 7 of 8







ISL78226EVKIT1Z, ISL78224EVKIT2Z

#### +3.3V +3.3V MiniUSB $\square$ SDA P0.5\_SCL Q I<sup>2</sup>C Interface 2 1 P0.4\_SDA 4 P0.4\_SDA 4 SDA/PWMI 3 P0.1\_S2.9\_MISC P1.0 6 5 P0.2 S2.8 MOS GND P1.1 8 P0.0\_S2.7\_SCK P1.2 SCL 10 9 GND USB+5V P0.3\_S2.6\_NSS P1.3 USB+5V 11 12 1 P0.5\_SCL SCL P1.4 Q 13 14 JP1 P1.5 15 16 P1.6 P2.1 17 18 P2.0 P1.7 19 20 JP2 MED USB MED\_USB 12 P0.5\_SCL P2.0 28PINS Header 11 2 P0.5\_SCL P0.4 SDA P0.4\_SDA P2.1 2 3 10 4 6 P1.0 P2.2 P0.2 S2.8 MOSI 5 P0.0\_S2.7\_SCK 9 4 8 P1.1 P0.3\_S2.6\_NSS P2.3 P0<u>.1 S2.9 N</u> 10 12 14 16 5 9 8 11 13 15 17 19 21 23 25 27 P1.2 P0.3\_S2.6\_NSS I -7 6 P1.6 P1.0 P1.7 P2.3 P2.2 P2.1 P2.0 P1.3 P0.0\_S2.7\_SCK P1 1 18 20 22 24 6 7 P1.2 P1.4 P0.2\_S2.8\_MOSI P1.3 5 8 P1.4 P1.5 P0.1\_S2.9\_MISO P1.5 26 28 4 9 USB+5V P1.6 **\_ዓ** <sub>+3.3V</sub> 3 10 JP3 P1.7 9 2 11 12 SP2 GND GND GND







#### 7.6 ISL78226EVAL1Z Bill of Materials

ltem	Qty	Reference Designator	Value	Tol. (%)	Voltage	Package Type	Manufacturer	Manufacturer Part Number
1	0	BB1, BB3	DNP	. ,			E-Fab, Inc.	EFI-41111
2	0	BB2, BB4	DNP				E-Fab, Inc.	EFI-41110
3	10	C1, C2, C54, C56, C132, C232, C332, C432, C532, C632	0.1µF	10	50V	0603	Generic	Various
4	6	C102, C202, C302, C402, C502, C602	220µF	20	100V	Radial	Nippon	EGPD101ELL221MK25H
5	0	C101, C201, C301, C401, C501, C601	DNP					
6	1	C11	1µF	10	100V	1206	Generic	Various
7	37	C68, C110-C115, C210-C215, C310-C315, C410-C415, C510-C515, C610- C615	3.3µF	10	100V	2220	ТDК	CGA9N2X7R2A335K230KA
8	38	C66, C71, C120-C125, C220-C225, C320-C325, C420-C425, C520-C525, C620-C625	0.1µF	10	100V	805	TDK	CGA4J2X7R2A104K125AA
9	6	C134, C234, C334, C434, C534, C634	1000pF	10	100V	0603	Generic	Various
10	6	C141, C241, C341, C441, C541, C641	330µF	20	63V	Radial	NIC Components	NRE-WY331M63V12.5X25
11	0	C140, C240, C340, C440, C540, C640	DNP					
12	72	C144-C155, C244-C255, C344-C355, C444-C455, C544-C555, C644-C655	2.2µF	10	50V	0805	TDK	CGA4J3X7R1H225K125AB
13	36	C160-C165, C260-C265, C360-C365, C460-C465, C560-C565, C660-C665	0.1µF	10	50V	0805	ток	CGA4J2X7R1H104K125AA
14	11	C1, C2, C45, C54, C56, C132, C232, C332, C432, C532, C632	0.1µF	10	50V	0603	Generic	Various
15	2	C3, C57	10µF	10	25V	0805	Generic	Various
16	2	C4, C7	100µF	20	50V	Radial	Nichicon	UBT1H101MPD1TD
17	0	C43, C44, C46, C48, C58, C69, C133, C135, C136, C233, C235, C236, C333, C335, C336, C433, C435, C436, C533, C535, C536, C633, C635, C636	DNP			0603		Various
18	1	C51	0.33µF	10	50V	0805	Generic	Various
19	7	C65, C130, C230, C330, C430, C530, C630	0.22µF	10	50V	0603	Generic	Various
20	1	C52	0.068µF	10	50V	0603	TDK	C1608X7R1H683K
21	3	C55, C61, C78	1000pF	10	50V	0603	Generic	Various
22	2	C47, C59	0.01µF	10	50V	0603	Generic	Various
23	1	C63	330pF	10	50V	0603	Generic	Various
24	1	C64	6800pF	10	50V	0603	Generic	Various
25	38	C66, C71, C120-C125, C220-C225, C320-C325, C420-C425, C520-C525, C620-C625	0.1µF	10	100V	0805	TDK	CGA4J2X7R2A104K125AA
26	1	C67	10µF	10	100V	2220	TDK	CGA9N3X7S2A106K230KB

7. PCB Layout Guidelines

Item	Qty	Reference Designator	Value	Tol. (%)	Voltage	Package Type	Manufacturer	Manufacturer Part Number
27	4	C73-C76	0.1µF	10	25V	0603	Kemet	C0603X104K3RACTU
28	1	C77	2200pF	10	50V	0603	Generic	Various
29	2	C79, C80	10µF	10	25V	1206	Taiyo Yuden	TMK316B7106KL-TD
30	8	C8, C53, C131, C231, C331, C431, C531, C631	1µF	10	25V	0603	Murata	GRM188R71E105KA12
31	2	C9, C10	100µF	20	100V	Radial	NIC Components	NRE-WY101M100V12.5X20
32	5	D1, D2, D7, D11, D12	2A		70V	SMD2	Diodes	B270-13F
33	24	D101-D104, D201-D204, D301-D304, D401-D404, D501-D504, D601-D604	2A		30V	SOD123	Diodes	MBR230S1F
34	6	D105, D205, D305, D405, D505, D605	2A		80V	SMD2	Diodes	B280-13F
35	3	D13-D15	GREEN	LED		SMD	Dialight	597-3311-407NF
36	1	D3	225mW		5.6V	SM3	On Semi	MMBZ5232B
37	1	D4	500mW		62V	SM2	On Semi	MMSZ5265B
38	1	D5	1A		100V	SMD2	Diodes	B1100LB-13F
39	1	D6	3A		150V	SMD2	Diodes Inc	SBR3150SB
40	3	D8-D10	RED	LED		SMD	Dialight	597-3111-407
41	103	J1, J4, J14, J15, J17, J18, J20-J27, J29-J40, J42-J48, J58-J63, J65-J68, J73, J76, J79, J83, JP101-JP108, JP201-JP208, JP301-JP310, JP401-JP410, JP501-JP510, JP601-JP610				THOLE	Generic	JUMPER2_100
42	24	J101-J104, J201-J204, J301-J304, J401-J404, J501-J504, J601-J604				B2C	IHI Connectors	B2C-PCB-45-HEX
43	8	J12, J70, J71, J80-J82, J88, J89				THOLE	Generic	JUMPER-3-100
44	1	J2				2COLSX3ROWS	Samtec	TSW-103-08-T-D-RA
45	10	J49, J50, J52-J56, J78, TP7, TP8				CONN	Keystone	575-4
46	1	J74				IN-LINE	Generic	CONN-1X4
47	1	J75				THOLE	Generic	JUMPER-3-100
48	1	J77				HDR	Samtec	HTSW-110-07-G-D
49	6	L101, L201, L301, L401, L501, L601	6.8µH	UA79	19-AE	Custom	Coilcraft	UA7919-AE
50	0	L102, L202, L302, L402, L502, L602	DNP	IHTH?	1500TZEI	R6R8M5A	Vishay	IHTH1500TZER6R8M5A
51	2	Q1, Q2	5.4A	P-CH	-12V	2-2U1A	Toshiba	SSM3J132TU
52	24	Q101-Q104, Q201-Q204, Q301-Q304, Q401-Q404, Q501-Q504, Q601-Q604	55A	N-CH	100V	DPAK	Toshiba	TK55S10N1
53	2	Q3, Q4	50A	N-CH	100V	TO252	VISHAY	SQD50N10-8M9L
73 Rev.4.00 7, 2019								
------------------------								
------------------------								

Item Qty Reference Designator Va		Value	Tol. (%)	Voltage	Package Type	Manufacturer	Manufacturer Part Numbe	
54	6	Q9-Q14	4.2A	N-CH	20V	2-2U1A	Toshiba	SSM3K123TU
55 47 R1, R5, R6, R11, R44, R105, R108, R109, R110, R114, R117, R127, R205, R208, R209, R210, R214, R217, R227, R305, R308, R309, R310, R314, R317, R327, R405, R408, R409, R410, R414, R417, R427, R505, R508, R509, R510, R514, R517, R527, R605, R608, R609, R610, R614, R617, R627 0		0			0603	Generic	Various	
56	24	R101, R103, R130, R132, R201, R203, R230, R232, R301, R303, R330, R332, R401, R403, R430, R432, R501, R503, R530, R532, R601, R603, R630, R632	4.7	10		0805	Generic	Various
57	6	R107, R207, R307, R407, R507, R607	100k	1		0603	Generic	Various
58	0	R111, R112, R131, R133, R211, R212, R231, R233, R311, R312, R331, R333, R411, R412, R431, R433, R511, R512, R531, R533, R611, R612, R631, R633	DNP			0805	Generic	Various
59	12	R115, R116, R215, R216, R315, R316, R415, R416, R515, R516, R615, R616	0.001	1		2512	Vishay	WSLP25121L000FEA
60	24	R120-R123, R220-R223, R320-R323, R420-R423, R520-R523, R620-R623	499	1		0603	Generic	S0603CPX4990F10
61	0	R128, R129, R228, R229, R328, R329, R428, R429, R528, R529, R628, R629	DNP			0603	Generic	Various
62	1	R18	30.1k	1		0603	Generic	Various
63	1	R19	51.1k	1		0603	Generic	Various
64	1	R20	26.7k	1		0603	Generic	Various
65	1	R21	38.3k	1		0603	Generic	Various
66		R2, R3, R4, R22, R48, R61, R62, R66, R72, R73, R74, R75, R76, R88, R102, R104, R106, R202, R204, R206, R302, R304, R306, R402, R404, R406, R502, R504, R506, R602, R604, R606	10.0k	1		0603	Generic	Various
67	4	R23, R24, R45, R59	49.9	1		0603	Generic	Various
68 0 R25, R27, R113, R118, R119, R124-R126, R128, R129, R213, R218, R219, R224-R226, R228, R229, R313, R318, R319, R324-R326, R328, R329, R413, R418, R419, R424-R426, R428, R429, R513, R518, R519, R524-R526, R528, R529, R613, R618, R619, R624-R626, R628, R629		DNP			0603	Generic	Various	
69	1	R26	2.8k	1		0603	Generic	Various
70	1	R28	4.22K	1		0603	Generic	Various
71	1	R29	20.0k	1		0603	Generic	Various
72	2	R30, R33	68.1k	1		0603	Generic	Various
73	2	R31, R32	33.2k	1		0603	Generic	Various
74	2	R34, R38	7.5k	1		0603	Generic	Various
75	1	R36	33k	1		0603	Generic	CRCW060333K0FKEA
76	2	R37, R50	51k	1		0603	Generic	CRCW060351K0FKEA

RENESAS

Jun 7, 2	UG073
2019	Rev.4.00

Item	Qty	Reference Designator	Value	Tol. (%)	Voltage	Package Type	Manufacturer	Manufacturer Part Number
77	1	R39	27.4	1	-	0603	Generic	Various
78	1	R40	10.2k	0.1		0603	Generic	Various
79	1	R43	54.9k	1		0603	Generic	Various
80	1	R46	10.2k	1		0603	Generic	Various
81	1	R47	21.5k	1		0603	Generic	Various
82	3	R42, R49, R64	10	1		0603	Generic	S0603CPZ10R0F10
83	9	R51, R52, R55, R56, R60, R68-R71	1.00k	1		0603	Generic	Various
84	1	R53	3.24k	1		0603	Generic	Various
85	1	R57	46.4k	1		0603	Generic	Various
86	1	R58	3.01k	1		0603	Generic	Various
87	1	R63	1Ω	1		0603	Generic	Various
88	1	R65	30.1k	1		1206	Generic	Various
89	1	R67	0.015	1		1206	Vishay	WSLP12065L000FEA
90	1	SW1				SPST	C&K	GT12MSCBETR
91	1	T1	4.9µH	10		HPH4-0060L	Coilcraft	HPH4-0060LB
92	1	U1	ISL7822	6ANZ		64TQFP	Renesas	ISL78226ANZ
93	6	U101, U201, U301, U401, U501, U601	ISL7842	DAVEZ		14HTSSOP	Renesas	ISL78420AVEZ
94	1	U2	MM74H0	COOMT	CX-T	14TSSOP	Fairchild	MM74HC00MTC
95	2	U3, U4	MM74H0	02MT	CX-T	14TSSOP	Fairchild	MM74HC02MCT
96	1	U5	MM74H0	CO4MT	CX-T	14TSSOP	Fairchild	MM74HC04MCT

# 7.7 ISL78224EVAL2Z Bill of Materials

Item	Qty	Reference Designator	Value	Tol. (%)	Voltage (V)	Package Type	Manufacturer	Manufacturer Part Number
1	6	C2, C54, C56, C73, C74, C76	0.1µF	10	25	0603	Kemet	C0603X104K3RACTU-T
2	24	C160-C165, C260-C265, C360-C365, C460-C465	0.1µF	10	50	0805	TDK	CGA4J2X7R1H104K125AA-T
3	33	C71, C120-C127, C220-C227, C320-C327, C420-C427	0.1µF	10	100	0805	TDK	CGA4J2X7R2A104K125AA-T
4	48	C144-C155, C244-C255, C344-C355, C444-C455	2.2µF	10	50	0805	TDK	CGA4J3X7R1H225K125AE-T
5	29	C68, C110-C116, C210-C216, C310-C316, C410-C416	3.3µF	10	100	2220	TDK	CGA9N2X7R2A335K230KA-T
6	1	C67	10µF	10	100	2220	TDK	CGA9N3X7S2A106K230KB-T
7	2	C8, C53	1µF	10	25	0603	Murata	GRM188R71E105KA12D-T
8	4	C131, C231, C331, C431	4.7µF	10	25	0805	TDK	CGA4J1X7R1E475K125AC
9	4	C105, C205, C305, C405	100pF	10	50	0603	Generic	Various
10	4	C134, C234, C334, C434	1000pF	10	100	0603	Generic	Various
11	3	C55, C61, C78	1000pF	10	50	0603	Generic	Various
12	2	C47, C59	0.01µF	10	50	0603	Generic	Various
13	6	C1, C45, C132, C232, C332, C432	0.1µF	10	50	0603	Generic	Various
14	1	C77	2200pF	10	50	0603	Generic	Various
15	5	C65, C130, C230, C330, C430	0.22µF	10	50	0603	Generic	Various
16	1	C63	330pF	10	50	0603	Generic	Various
17	1	C64	6800pF	10	50	0603	Generic	Various
18	1	C52	0.068µF	10	50	0603	Generic	Various
19	0	C43, C44, C46, C48, C50, C58					Do Not Populate	Do Not Populate
20	2	C3, C57	10µF	10	25	0805	Generic	Various
21	1	C51	0.33µF	10	50	0805	Generic	Various
22	1	C11	1µF	10	100	1206	Generic	Various
23	2	C79, C80	10µF	10	25	1206	Taiyo Yuden	TMK316B7106KL-TD
24	4	C102, C202, C302, C402	220µF	20	100	RADIAL	Nippon Chemi-Con	EGPD101ELL221MK25H
25	1	T1	4.9µH	10		CUSTOM	Coilcraft	HPH4-0060LB
26	2	C9, C10 *(ALT:UBT2A101MHD1TO)	100µF	20	100	RADIAL	NIC Comp Corp.	NRE-WY101M100V12.5X20F
27	4	C141, C241, C341, C441	330µF	20	63	RADIAL	NIC Comp Corp.	NRE-WY331M63V12.5X25F
28	2	C4, C7	100µF	20	50V	RADIAL	Nichicon	UBT1H101MPD
29	4	L101, L201, L301, L401	6.8µH			CUSTOM	Cyntec Co.,Itd.	VCHH2324AF-6R8MS6-87
30	11	TP6-TP11, TP13, TP14, TP16, TP18, TP19					Keystone	5000

7. PCB Layout Guidelines

				Tol.	Voltage	Package		
ltem	Qty	Reference Designator	Value	(%)	(V)	Туре	Manufacturer	Manufacturer Part Number
31	4	TP12,TP15,TP17,TP20					Keystone	5001
32	1	J77					Samtec	HTSW-110-07-G-D
33	2	J1, J4					Sullins	SPC02SYAN
34	46	J1, J4, J58-J60, J65, JP103, JP203, JP303, JP403, TP1-TP5, TP21, TP23-TP31, TP50, TP51, TP80, TP101-TP106, TP201-TP204, TP301-TP304, TP401-TP404					Samtec	TSW-150-08-F-S-1X2
35	4	J70, J80, J88, J89					Samtec	TSW-150-08-F-S-1X3
36	1	J74					Samtec	TSW-150-08-F-S-1X4
37	1	D5	1A		100	2P	Diodes Inc.	B1100LB-13-F-T
38	4	D1, D2, D7, D12	2A		70	2P	Diodes Inc.	B270-13-F-T
39	0	D101-D104, D201-D204, D301-D304, D401-D404					Do Not Populate	
40	1	D3	225mW		5.6	SOT-23	On Semiconductor	MMBZ5232BLT1G-T
41	1	D6	3A		150	2P	Diodes Inc.	SBR3150SB-13-T
42	3	D8, D9, D10	30mA	RED		1206	Dialight	597-3111-407F-T
43	3	D13, D14, D15	75mW	GREEN		1206	Dialight	597-3311-407NF-T
44	1	U1				TQFP-EP	Intersil	ISL78224ANZ
45	4	U101, U201, U301, U401			100	HTSSOP	Intersil	ISL424AVEZ
46	1	U2				TSSOP	Fairchild	MM74HC00MTCX-T
47	1	U4				TSSOP	Fairchild	MM74HC02MTCX-T
48	1	U5				TSSOP	Fairchild	MM74HC04MTCX-T
49	1	Q4					Vishay/Siliconix	SQD50N10-8M9L-GE3-T
50	1	Q2					Toshiba	SSM3J132TU-T
51	3	Q9, Q12, Q14	4.2A		20V		Toshiba	SSM3K123TU,LF-T
52	16	Q101-Q104, Q201-Q204, Q301-Q304, Q401-Q404	55A		100		Toshiba	TK55S10N1, LQ-T
53	1	R67	0.015Ω	1		1206	Panasonic	ERJ-8CWFR015V-T
54	0	R25, R27, R35, R41, R52		0.1		0603	Do Not Populate	DO NOT POPULATE
55	3	R42, R49, R64	10Ω	1		0603	Generic	VARIOUS
56	13	R1, R7, R8, R9, R39, R105, R109, R205, R209, R305, R309, R405, R409	0Ω			0603	Generic	VARIOUS
57	7	R5, R6, R60, R68, R69, R70, R71	1k	1		0603	Generic	Various
56	22	R2, R3, R4, R44, R48, R61, R62, R66, R72-R76, R88, R102, R104, R202, R204, R302, R304, R402, R404	10k	1		0603	Generic	Various
59	4	R107, R207, R307, R407	100k	1		0603	Generic	Various

ltem	Qty	Reference Designator	Value	Tol. (%)	Voltage (V)	Package Type	Manufacturer	Manufacturer Part Number
60	1	R46	10.2k	1		0603	Generic	Various
61	2	R34,R38	7.5k	1		0603	Generic	Various
62	1	R29	20.0k	1		0603	Generic	Various
63	1	R40	15k	0.1		0603	Generic	Various
64	1	R47	21.5k	1		0603	Generic	Various
65	1	R20	0Ω	1		0805	Generic	Various
66	1	R26	2.80k	0.1		0603	Generic	Various
67	1	R58	3.01k	1		0603	Generic	Various
68	1	R18	30.1k	0.1		0603	Generic	Various
69	1	R53	3.24k	1		0603	Generic	Various
70	1	R36	33k	1		0603	Generic	Various
71	1	R31	33.2k	1		0603	Generic	Various
72	1	R21	64.9k	0.1		0603	Generic	Various
73	1	R57	46.4k	1		0603	Generic	Various
74	1	R43	42.2k	1		0603	Generic	Various
75	16	R120-R123, R220-R223, R320-R323, R420-R423	499Ω	1		0603	Generic	Various
76	2	R37, R50	51k	1		0603	Generic	Various
77	1	R19	51.1k	0.1		0603	Generic	Various
78	1	R28	4.22kΩ	1		0603	Generic	Various
79	1	R33	68.1k	1		0603	Generic	Various
80	32	R101, R103, R111, R113, R130, R132, R140, R142, R201, R203, R211, R213, R230, R232, R240, R242, R301, R303, R311, R313, R330, R332, R340, R342, R401, R403, R430, R411, R413, R432, R440, R442	4.7Ω	1		0805	Generic	Various
81	1	R65	30.1k	1		1206	Generic	Various
82	8	R115, R116, R215, R216, R315, R316, R415, R416	1.0mΩ	1		2512	Vishay/Dale	WSLP2512L000FEA
83	4	J101-J104					International Hydraulics Inc	B2C-PCB-HEX
84	6	Perimeter of PCB					4-40 SCREW	
85	6	Perimeter of PCB					4-40 STANDOFF	
86	1	Place assy in bag			I		Renesas Common Stock	8X12-STATIC-BAG

# 7.8 ISL78226EVAL1Z Board Layout (Six Layers)



Figure 76. Assembly Top





Figure 77. Silkscreen Top





Figure 78. Top Layer





Figure 79. PCB – Inner Layer 2 (Viewed from Top)





Figure 80. PCB – Inner Layer 3 (Viewed from Top)





Figure 81. PCB – Inner Layer 4 (Viewed from Top)





Figure 82. PCB – Inner Layer 5 (Viewed from Top)





Figure 83. PCB – Bottom Layer (Viewed from Top)





Figure 84. Silkscreen Bottom





Figure 85. Bottom Assembly





## 7.9 ISL78224EVAL2Z Board Layout (Eight Layers)

Figure 86. Assembly Top



### ISL78226EVKIT1Z, ISL78224EVKIT2Z



Figure 87. Silkscreen Top





Figure 88. PCB – Top Layer





Figure 89. PCB – Inner Layer 2 (Viewed from Top)





Figure 90. PCB – Inner Layer 3 (Viewed from Top)





Figure 91. PCB – Inner Layer 4 (Viewed from Top)





Figure 92. PCB – Inner Layer 5 (Viewed from Top)





Figure 93. PCB – Inner Layer 6 (Viewed from Top)





Figure 94. PCB – Inner Layer 7 (Viewed from Top)





Figure 95. PCB – Bottom Layer (Viewed from Top)





Figure 96. PCB – Silkscreen Bottom (Viewed from Bottom)





Figure 97. PCB – Assembly Bottom



# 8. Typical Performance Curves

### 8.1 Gain Phase Plots, Buck and Boost

BAT12 = 12V, BAT48 = 48V, V<sub>IN</sub> = VIN\_FLY = 12V, BAT12\_IN = 5V

Figure 98. 2-Phase Load Current 0A CCM Mode

8 Her 1 v	ntal History   Ingo Hitaty   Carao,   Boove   Bith   Catyo, 1986	n Oʻlayya 🔤 Mana Jaan	6 Her 1	Websel ++ 1a
	PHASE 1			I
				РН
L.	PRASE 2		<u>ب</u>	
+	PHASE 3	Boot Refresh		PHA
10	PHASE 4	Boot Refresh	10	PH
м.	PHASE 5	Boot Refresh	и	I
(H)	PHASE 6	Boot Refresh	10	
ALCON ALCON	SADVer SADVer SADVer SADVer SADVer	Tensor - 62xy Triast 580 ayin 200 - 4330 2515 - 25725 Ray - Penine	ALIAN ASSIV	5.80 214 5.800

8 Her	I what the law way	Plage Hillings	Caus.    Bures	Bay, F	Claime.	2	() Segural	and the second second
	PHA	ASE 1						
	PHAS	E 2						
++	PHASE	3						Boot Refresh
21	PHAS	E 4						Boot Refresh
ũ.	PHA	ASE 5						Boot Refresh
8	PH	ASE 6						Boot Refresh
10 10 10 FM	statives Salovery Services MEL-states	Sao way Tao woun - 40500	1081 540 VBy -12100	100 VNEY 140920 V				Themanut 421, Privat Salauth San 433 ISKIS 2572, Nav. Peek

Figure 99. 2-Phase Load Current 0A DE Mode

() Mar I den Kant i A	laatus flags Hikdy PCana.∐Bosa ⊒Bd ⊠Aqu. Xild	n Ölleyyəl 📰 Manuf Java	() 11: ] and () low () logs () logs () from () and () 200 () () that () logal	Para Jawa
PHASE	I		PHASE 1	
PH	ASE 2		PHASE 2	
+	PHASE 3		PHASE 3	
24	PHASE 4	Boot Refresh	PHASE 4	
Ξ.	PHASE 5	Boot Refresh	PHASE 5	
10	PHASE 6	Boot Refresh	PHASE 6	
ALALWARE ADALWARE ADALWARE TRUEDWINE LICKUP	DUNE SADVER SADVER SADVER SADVER SADVER	Theorem 4.041 Theorem 4.040 ( 1940) South Stee 4.040 ( 1940) 73475 Out Press	Sabiver Sabive	The line of the state of the st





Om Jane scheine Linde Linde Linne San Sieder Linde (1984) Sans and	8780: Fanka letaviar filoga letkar filoson (janon jaka ⊵inapo, filmas Gilopa) — — <sup>Manka</sup> <sub>jan</sub> a
Output Voltage	Output Voltage
Voltage into Track Pin	PWM Signal into Track Pin
The second secon	Packer Francis Taskoff Paris Van Tan Tan Tan Tan Yan Nin Kon Nin Tan Tan Taskoff Salari Taskoff Salari Taskoff Salari Taskoff Salari Taskoff Salari
Figure 102. Analog Tracking	Figure 103. Digital Tracking







Figure 104. Buck Bode Plot, BAT48 Input = 48V, 12V at 250A







Figure 108. Boost Gain Phase Low Power ISL78224



Figure 105. Boost Bode Plot, BAT12 Input = 12V, 48V at 55A







Figure 109. Boost Gain Phase High Power ISL78224

BAT12 = 12V, BAT48 = 48V,  $V_{IN}$  = VIN\_FLY = 12V, BAT12\_IN = 5V (Continued)



Figure 110. Efficiency Plot - ISL78224

### 8.2 Efficiency Curves, Buck and Boost











# 9. Revision History

Rev.	Date	Description
4.00	Jun 7, 2019	Added "Alternate Configurations" section. Updated board photos for ISL78224EVAL2Z and ISL78226EVAL1Z from red board to blue board.
3.00	Nov 26, 2018	Added information about ISL78224EVKIT2Z evaluation board throughout document. Added Revision History. Updated disclaimer.



### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <a href="http://www.renesas.com/contact/">www.renesas.com/contact/</a>

# ISL78226EVKIT1Z, ISL78224EVKIT2Z

