Dual Channel Digital Audio System with EQ and Frequency DRC Control

General Description

The RT9114B is a high efficiency, I^{2}S-input, stereo channel audio power amplifier delivering 2x20W into 8Ω BTL speaker loads. It can deliver over 90% power efficiency and eliminate the need for heat-sink.

The built-in anti-pop functions can reduce the speaker's pop noise under all kind of scenarios. Built-in protection circuits can provide over-temperature, over-current, over-voltage, and under-voltage protections and report error status.

The RT9114B is an I^{2}S device receiving all clocks from external sources. It can support both master and slave mode with wide input sampling rate from 8kHz to 96kHz. A fully programmable data path routes these channels to the internal speaker drivers.

The RT9114B features three band DRC and flexible multi-band biquads for anti-clipping, power limiting, and speaker equalization.

Features

- **Wide Input Supply Range : 8V to 26.4V**
- **2x20W at into 8Ω BTL at 20V**
- **2x9W at into 8Ω BTL at 12V**
- **Support Stereo Channels Output**
- **Sampling Frequency from 8kHz to 96kHz**
- **Built-In Anti-Pop Function for BTL BD Modulations**
- **> 24 Programmable Biquads for Speaker Equalization**
- **Programmable Coefficients for DRC Filters and Supporting Multi-Compression Ratios**
- **Built-In DC Blocking Filters**
- **Protection Features : UVLO, OVP, OCP, OTP and DCP**
- **Filter-Less Application**
- **VQFN-28L Thermally-Enhanced Package**
- **RoHS Compliant and Halogen Free**

Applications

- LCD-TV
- Monitors
- Home Audio
- Amusement Equipment
- Electronic Music Equipment

Simplified Application Circuit

RT9114B

RICHTEK

Ordering Information

RT9114B□□

└─ Package Type
   QV : VQFN-28L 4x5 (V-Type)

└─ Lead Plating System
   G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

▶ Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

0E=YM
DNN

●

0E= : Product Code
YMDNN : Date Code

Pin Configuration

(TOP VIEW)

VQFN-28L 4x5

Functional Pin Description

Pin No.	Pin Name	IO	Pin Function
1	SDI	DI	I^2S data input.
2	SDO	DO	I^2S data output.
3	RESETB	DI	Reset, low active.
4	LRCK	DI	I^2S L/R clock input.
5	SCLK	DI	I^2S bit clock input.
6	MCLK	DI	Master clock input.
7	DVSS	P	Ground for digital circuits.
8	VR_DIG	P	1.8V digital supply voltage generated by internal LDO.
9	DVDD	P	3.3V power supply for I/O and HP.
10	AVSS	P	Ground for analog circuits.
11	AVCC	P	26.4V power supply for analog circuits.
12	GVDD	P	Internal power supply generated by LDO.
13	VR_ANA	P	Analog reference voltage.
14	BSTPR	P	Bootstrap supply for VOUTPR.
15	VOUTPR	AO	Positive output of RCH.
16	PVDDR	P	26.4V power supply for RCH.
17	VOUTNR	AO	Negative output of RCH.
18	BSTNR	P	Bootstrap supply of VOUTNR.

Pin No.	Pin Name	IO	Pin Function
19	BSTNL	P	Bootstrap supply of VOUTNL.
20	VOUTNL	AO	Negative output of LCH.
21	PVDDL	P	26.4V power supply for LCH.
22	VOUTPL	AO	Positive output of LCH.
23	BSTPL	P	Bootstrap supply for VOUTPL.
24	PWDNN	DI	Power down pin, low active.
25	FAULTB	DO	Fault indicator (low active).
26	A_SEL	DI	Slave address selection
27	SDA	DIO	I^{2}C data input/output.
28	SCL	DI	I^{2}C clock input.
29 (Exposed Pad)	PVSS	P	Ground.

Functional Block Diagram

Operation

Error Reporting

The FAULTB pin is error report output pin. Any fault will pull FAULTB to low. This pin is open-drain configuration, need pull-up resistor.

Clock Detection

The RT9114B can accept SCLK to be as 32fs, 48fs and 64fs and support only a 1xfs LRCK. The internal oscillator will check MCLK or SCLK input constantly. If clock is lost, the RT9114B will mute and shutdown the power stage automatically.

Volume Control

The RT9114B have master volume MS_VOL and each channel volume CH1_VOL, CH2_VOL control. The step of each volume is 0.0625dB per step, from 24dB to mute. CH1 and CH2 also have each mute control, CH1_MUTE and CH2_MUTE.

Built-In Anti-POP Function

An internal soft-start function controls the Duty ramp-up rate of the output PWM voltage to minimize the POP noise during start-up. Similarly, when power shut-down, the duty also ramp-down to eliminate the POP noise. This function also acts when the PWDNN pin turns-ON/OFF.

Over-Current Protection

The RT9114B provides OCP function to prevent the device from damages during overload or short-circuit conditions. The current are detected by an internal sensing circuit. Once overload happens, the OCP function is designed to operate the latch mode.

Under-Voltage Protection

The RT9114B monitors the voltage on PVDD voltage threshold. When the voltage on PVDDL/R pin falls below the under-voltage threshold, 6.5V (typ.), the UVP circuit turns off the output immediately. Or the latch mode can be configured to use.

Over-Voltage Protection

The RT9114B monitors the voltage on PVDD voltage threshold. When the voltage on PVDDL/R pin rise behind the over-voltage threshold, 30V, the OVP circuit turns off the output immediately and operates in cycle by cycle auto-recovery mode. Or the latch mode can be configured to use.

Over-Temperature Protection

The over-temperature protection function will turn off

the power MOSFET when the junction temperature exceeds 150°C. Once the junction temperature cools down by approximately 30°C, the regulator will automatically resume operation. Or the latch mode can be configured to use.

Absolute Maximum Ratings   (Note 1)

- Supply Voltage, AVCC, PVDDL, PVDDR --- −0.3V to 32V
- Supply Voltage, DVDD--- −0.3V to 3.6V
- Speaker Amplifier Output Voltage, VOUTXX--- −0.3V to 32V
- BSTXX to PVSS DC-- −0.3V to 37V
- SCL, SDA -- −0.3V to 6V
- LRCK, SCLK, SDI, MCLK, PWDNN, A_SEL, RESETB--- −0.3V to DVDD + 0.3V
- GND to PVSS -- −0.3V to 0.3V
- VOUTPR, VOUTNR, VOUTPL, VOUTNL -- −10V to 37V   (Note 5)
- Power Dissipation, P$_D$ @ T$_A$ = 25°C

  VQFN-28L 4x5 --- 4.56W
- Package Thermal Resistance   (Note 2)

  VQFN-28L 4x5, θ$_{JA}$ -- 27.4°C/W

  VQFN-28L 4x5, θ$_{JC}$ -- 1.7°C/W
- Lead Temperature (Soldering, 10sec.)--- 260°C
- Junction Temperature -- 150°C
- Storage Temperature Range -- −65°C to 150°C
- ESD Susceptibility   (Note 3)

  HBM (Human Body Model) -- 2kV

Recommended Operating Conditions   (Note 4)

- Supply Input Voltage, DVDD -- 3.0V to 3.6V
- Supply Input Voltage, PVDDL, PVDDR, AVCC-- 8V to 26.4V
- Supply Input Voltage, PVDDL, PVDDR-- 8V to 26.4V
- Ambient Temperature Range--- −40°C to 85°C
- Junction Temperature Range --- −40°C to 150°C

Electrical Characteristics

(PVDD = 12V, DVDD = 3.3V, R$_L$ = 8Ω, T$_A$ = 25°C, unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Typ	Max	Unit
PWDNN, A_SEL	VIH : High-Level-Input Voltage	V$_{IH}$		DVDD x0.7	--	--	V
	VIL : Low-Level-Input Voltage	V$_{IL}$		--	--	DVDD x0.3	
FAULTB	VOL : Low-Level-Output Voltage	V$_{OL}$	I$_{PULLUP}$ = 3mA	--	--	0.4	V
DVDD Quiescent Current (Normal Mode)		I$_{Q\_D}$	PWDNN = 3.3V, 0dBFS input, for DVDD, no load, no LC filter	--	10	15	mA
			PWDNN = 3.3V, switch 50% duty for DVDD, no load, No LC filter	--	8	12	

Parameter	Symbol	Test Conditions		Min	Typ	Max	Unit
DVDD Shutdown Current	I_{SD_D}	PWDNN = 0.8V, for DVDD, no load, no LC filter		--	--	1	mA
PVDD Quiescent Current (Normal Mode)	I_{Q_P}	PWDNN = 3.3V,switch 50% duty for PVDD, no load, no LC filter		--	25	40	mA
PVDD Shutdown Current	I_{SD_P}	PWDNN = 0.8V,no load for PVDD, no load, no LC filter		--	--	2	mA
Drain-Source On-State Resistance	$R_{DS(ON)}$	PVDD = 12V, I_O = 500mA, T_J = 25°C	High side	110	150	185	mΩ
			Low side	100	130	155	
GVDD		1mA		--	5	--	V
VR_ANA				--	5	--	V
Speaker Gain variation	$\Delta A_{V(SPK\_AMP)}$			−0.5	--	0.5	dB
Startup Time from Shutdown	t_{ON}			--	75	--	ms
Shut Down Time from Enable	t_{OFF}			--	60	--	ms
PWM Switching Frequency				300	--	500	kHz
RMS Output Power BD Modulation	P_O	THD + N = 10%, (BTL)		8	9	--	W
		THD + N = 1%, (BTL)		--	6.5	--	
		PVCC = 20V, THD + N = 1%, (BTL)		--	20	--	
Total Harmonic Distortion + Noise	THD+N	P_O =1W (BTL)		--	0.03	0.1	%
Output Integrated Noise	Vn	20Hz to 20kHz, A-weighted		--	100	200	μV
Output Offset Voltage	V_{OS}			--	--	20	mV
Cross-Talk	X_{TALK}	Output power = 1W		--	−75	--	dB
Signal-to-Noise Ratio	SNR	1% THD + N		--	100	--	dB
Power Supply Rejection Ratio	PSRR	Frequency @1kHz		--	−70	--	dB
Dynamic Range	DR	Input level −60dBFS		--	100	--	dB
Efficiency	η	Output Power = 10W+10W		--	90	--	%
Over-Temperature Protection	OTP	Guaranteed by design		150	160	175	°C
Thermal Hysteresis				--	30	--	°C
Over-Current Protection	OCP			5	6.3	7.5	A
PVDDL/PVDDR Over-Voltage	OVP			29.5	30	30.9	V
PVDDL/PVDDR Under-Voltage	UVP			6	6.5	7	V
Minimum Load Impedance		Inductor = 22μH, PVDD < 16V		3.6	--	--	Ω
		Inductor = 22μH, PVDD = 24V		5.4	--	--	
		Inductor = 10μH, PVDD < 16V		3.6	--	--	
		Inductor = 10μH, PVDD = 20V		5.3	--	--	
		Inductor = 10μH, PVDD = 24V		7	--	--	
I²C Interface Electrical Characteristics							
Pull-Down Current	I_{FO2}	(Note 6)		--	2	--	μA

Parameter		Symbol	Test Conditions	Min	Typ	Max	Unit
Digital Output Low (SDA)		V_{OL}	$I_{PULLUP} = 3mA$	--	--	0.4	V
Clock Operating Frequency		f_{SCL}		--	--	400	kHz
Bus Free Time Between Stop and Start Condition		t_{BUF}		1.3	--	--	μs
Hold Time After (Repeated) Start Condition		$t_{HD,STA}$		0.6	--	--	μs
Repeated Start Condition Setup Time		$t_{SU,STA}$		0.6	--	--	μs
Stop Condition Time		$t_{SU,STD}$		0.6	--	--	μs
Data Hold Time		$t_{HD,DAT}$ (OUT)		225	--	--	ns
Input Data Hold Time		$t_{HD,DAT}$ (IN)		0	--	900	ns
Data Setup Time		$t_{SU,DAT}$		100	--	--	ns
Clock Low Period		t_{LOW}		1.3	--	--	μs
Clock High Period		t_{HIGH}		0.6	--	--	μs
Clock Data Fall Time		t_F		20	--	300	ns
Clock Data Rise Time		t_R		20	--	300	ns
Spike Suppression Time		t_{SP}		--	--	20	ns
Slave Mode I²S Interface Electrical Characteristics							
High-level input voltage		V_{IH}		2	--	--	V
Low-level input voltage		V_{IL}		--	--	0.8	V
SDOUT	VOH : High-Level Output Voltage	V_{OH}	--	--	3.3	--	V
	VOL : Low-Level Output Voltage	V_{OL}		--	--	0.4	
Frequency		f_{SCLKIN}		1.024	--	12.288	MHz
Setup Time, LRCK to SCLK Rising Edge		t_{su1}		10	--	--	ns
Hold Time, LRCK from SCLK Rising Edge		t_{h1}		10	--	--	ns
Setup Time, SDIN to SCLK Rising Edge		t_{su2}		10	--	--	ns
Hold Time, SDIN from SCLK Rising Edge		t_{h2}		10	--	--	ns
Rise/Fall Time for SCLK/LRCK		t_r/t_f		--	--	8	ns
I²S Duty Cycle for Rising		%		40	--	60	%

Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. θ_{JA} is measured in the natural convection at $T_A = 25°C$ on a high effective four layers thermal conductivity test board of JEDEC 51-7 thermal measurement standard. The case point of θ_{JC} is measured at the top of the package.

Note 3. Devices are ESD sensitive. Handling precaution recommended.

Note 4. The device is not guaranteed to function outside its operating conditions.

Note 5. The switching terminal should be used within AC peak limits. Overshoot and undershoot must be less than 100ns.

**Note 6.** The capability of the receiver to pull down the SDA line when during the acknowledge clock pulse.

Figure 1. I²C Interface Trimming Diagram

Figure 2. Timing Diagram of Slave Mode I²S Interface

Typical Application Circuit

Timing Diagram

Power On Timing Diagram

Noted : MCLK, SCLK and LRCK clock should be ready before I²C initialize

Noted : I²S clock do not any demands for RESET and PWDNN

Power on Procedures:

1. Configure A_SEL pin for I²C slave address.
2. PVDD(≥ 8V) need bring up first before DVDD.
3. When power supplies are stable, the RESETB go to high and wait 1ms (t2) at least, then the PWDNN go to high.
4. When clock (MCLK.SLK and LRCK) are stable and PWDNN is high, set initialize via I²C and wait 15ms (t4) at least.
5. The device is normal operation.

Figure 3. Power On Sequence

Power Off Timing Diagram

PVDD — t8 ≥ 0ms, PVDD off after t7 — t8 — t

DVDD — t

RESETB — t

PWDNN — t

I²C — Noted : I²C can not be accessed when PWDNN = Low.

MCLK/SCLK/LRCK — Clock Clock Clock Clock

SDI — Audio Data — t6 ≥ 0ms, MCLK,SCLK,LRCK off after t5 — t6 — t7 ≥ 0ms, after t6 — t7

PWM Output — t

Audio Out — t5 — Volume Ramp Down Time — t

Power off Procedures:

1. Normal operation.
2. Configure the Reg [0x05h] => B[6] = b'1 or pull PWDNN pin to low
3. Wait at least t5 (this time depends on ramp down time)
4. Turn off I²S clock.
5. Bring down DVDD and Pull RESETB pin to low.
6. Bring down PVDD.
7. The device enters shutdown mode and powered off.

Figure 4. Power Off Sequence

Initial Sequence

Sequence	reg_addr	reg_size	reg_value	Description	
1	0x80	1	0x80	SW reset, can be removed if hardware reset is already applied	Initial setting
2	0x07	2	0x01, 0x80	Master volume = 0dB	
3	0x62	4	0x00, 0x00, 0x00, 0xA0	Post IDF gain setting = 2dB (Depends on application)	
4	0x1A	1	0x41	Class D gain setting = 4.5x gain (Depends on application)	
5	0x05	1	0x02	Amp turn on	Amp turn on

Typical Operating Characteristics

**Current Consumption vs. Power Supply Voltage**


Efficiency vs. Output power

Efficiency vs. Output power

Current Consumption vs. Output Power

Current Consumption vs. Output Power


Output Power vs. PVDD

Output Power vs. PVDD

FFT of Output Noise

FFT of Output Noise

Output Level vs. Frequency

Output Level vs. Frequency

THD + N vs. Output Power

THD + N vs. Output Power

THD + N (%) vs Output Power (W)

6kHz
1kHz
100Hz

PVDD = 19.5V, R= 6Ω, Gain = 8x, A-weighting

THD + N vs. Frequency

THD + N (%) vs Frequency (Hz)

OUT 1
OUT 2

PVDD = 19.5V, PO = 1W, R = 8Ω, Gain = 8x

THD + N vs. Frequency

THD + N (%) vs Frequency (Hz)

OUT 1
OUT 2

PVDD = 19.5V, PO = 1W, R= 6Ω, Gain = 8x

Crosstalk vs. Frequency

Crosstalk (dB) vs Frequency (Hz)

OUT 2
OUT 1

PVDD = 19.5V , PO = 1W, R= 8Ω, Gain = 8x

Crosstalk vs. Frequency

THD + N (%) vs Frequency (Hz)

OUT 1
OUT 2

PVDD = 19.5V , PO = 1W, R= 6Ω, Gain = 8x

Signal Path

RICHTEK is a registered trademark of Richtek Technology Corporation.

Input High Pass Filter

Block Diagram & Description

→There are DC-Cut filter for each output filter. The cut off frequency is 1.5Hz

Address	BITS	Name	Description
0x03	7	HPF_EN	1 : Input high pass filter enable 0 : Input high pass filter disable

Output High Pass Filter

Block Diagram & Description

→There are DC-Cut filter for each output filter. The cut off frequency is 1.5Hz

Address	BITS	Name	Description
0x03	6	HPF_POS_EN	1 : Post high pass filter enable 0 : Post high pass filter disable

EQ

Block Diagram & Description

→ There are 12 bands of Bi-Quad filter for each channel. 26 bits coefficient for each parameter. If multi-band DRC is disabled, the max band is 14 bands. EQ_BYPASS can bypass the EQ path in signal path. Each EQ band has disable bit.

EQ parameter : b0/b1/b2/a1/a2

Update coefficient after writing 5 coefficients

| Address	BITS	Name	Description
0x26	159:128	CH1_bq_1_b0	u[31:26], b0[25:0] u : Unused
	127:96	CH1_bq_1_b1	u[31:26], b1[25:0] u : Unused
	95:64	CH1_bq_1_b2	u[31:26], b2[25:0] u : Unused
	63:32	CH1_bq_1_a1	u[31:26], a1[25:0] u : Unused
	31:0	CH1_bq_1_a2	u[31:26], a2[25:0] u : Unused

.
.
.
.
.

Address	BITS	Name	Description
0x39	159:128	CH2_bq_10_b0	u[31:26], b0[25:0] u : Unused
	127:96	CH2_bq_10_b1	u[31:26], b1[25:0] u : Unused
	95:64	CH2_bq_10_b2	u[31:26], b2[25:0] u : Unused
	63:32	CH2_bq_10_a1	u[31:26], a1[25:0] u : Unused
	31:0	CH2_bq_10_a2	u[31:26], a2[25:0] u : Unused

EQ Link

Block Diagram & Description

→Link L/R channel EQ parameter automatically, and using the same parameter

→0x46 b08 to b19 is mapping to CH1_bq_1 to CH1_bq_12

→0x46 b20 to b31 is mapping to CH2_bq_1 to CH2_bq_12

→L channel EQ Bypass for EQ1 to 12 is [0:11]

→R channel EQ Bypass for EQ1 to 12 is [12:23]

Address	BITS	Name	Description
0x46	5	EQ_LINK	0 : L/R Can be written independently 1 : L and R are ganged for EQ biquads; a write to left-channel BQ is also written to right-channel BQ. (0x26–0x2F is ganged to 0x30–0x39.Also 0x58–0x59 is ganged to 0x5A–0x5B) →Adjust separate channel EQ. →When link, two channel EQ will be the same.

EQ Gain Boost

Address	BITS	Name	Description
0xC3	7:0	EQ_L_GAIN_BOOST_1_8	Control L channel bq1 to bq8 gain boost →The high/low shelf filter, it can boost up to 24dB
0xC4	7:0	EQ_R_GAIN_BOOST_1_8	Control R channel bq1 to bq8 gain boost →The high/low shelf filter, it can boost up to 24dB
0x77	7:4	EQ_L_GAIN_BOOST_9_12	Control L channel bq9 to bq12 gain boost →The high/low shelf filter, it can boost up to 24dB
0x77	3:0	EQ_R_GAIN_BOOST_9_12	Control R channel bq9 to bq12 gain boost →The high/low shelf filter, it can boost up to 24dB

Multi-Band DRC

DRC Description	Address	Description
DRC_T : Threshold	0x40, 0x43, 0x4A, 0xA6	
DRC_K : Compress ratio	0x41, 0x44, 0x4B, 0xA7	
DRC_O : Make up gain	0x42, 0x45, 0x4C, 0xA8	
DRC_N_T : Noise gate threshold	0xA2	
Noise gate enable	0x72	

Address	BITS	Name	Description
0x72	7	DRC4_N_EN	1 : DRC4 Noise gate enable 0 : DRC4 Noise gate disable
	6	DRC3_N_EN	1 : DRC3 Noise gate enable 0 : DRC3 Noise gate disable
	5	DRC2_N_EN	1 : DRC2 Noise gate enable 0 : DRC2 Noise gate disable
	4	DRC1_N_EN	1 : DRC1 Noise gate enable 0 : DRC1 Noise gate disable

Address	BITS	Name	Description
0x40	31:0	DRC1_T[31:0]	t1[31:0], DRC1 Threshold
0x41	31:0	DRC1_K[31:0]	u[31:26], K1[25:0] DRC1 compression ratio
0x42	31:0	DRC1_O[31:0]	u[31:26], O1[25:0] DRC1 make up gain
0x43	31:0	DRC2_T[31:0]	t2[31:0], DRC2 Threshold
0x44	31:0	DRC2_K[31:0]	u[31:26], K2[25:0] DRC2 compression ratio
0x45	31:0	DRC2_O[31:0]	u[31:26], O2[25:0] DRC2 make up gain
0x4A	31:0	DRC3_T[31:0]	t3[31:0], DRC3 Threshold
0x4B	31:0	DRC3_K[31:0]	u[31:26], K3[25:0] DRC3 compression ratio
0x4C	31:0	DRC3_O[31:0]	u[31:26], O3[25:0] DRC3 make up gain
0xA6	31:0	DRC4_T[31:0]	T[31:0], DRC4 Threshold
0xA7	31:0	DRC4_K[25:0]	u[31:26], K4[25:0] DRC4 compression ratio
0xA8	31:0	DRC4_O[25:0]	u[31:26], O4[25:0] DRC4 make up gain
0xA2	31:0	DRC_N_T[31:0]	N_T[31:0] DRC1, 2, 3, 4 Noise gate of the DRC

DRC Timing Equation

DRC Description	Equation
AA/AE/AD Timing, which is 3.23 format	Equation : $AA = (1-e^{-1/(ta*fs)}) \times 2^{23}$ ta = AA/AD/AE timing, fs = sampling rate Ex : ta = 0.1ms, fs = 48K $\quad AA = (1-e^{-1/(0.0001*48000)}) \times 2^{23} = 1577592$ DEC = 1577592 HEX = 0x181278 <table><tr><td>Threshold</td><td>T_Dec</td><td>T_Hex</td></tr><tr><td>0.1ms</td><td>1577592</td><td>0x181278/0067ED88</td></tr><tr><td>: : :</td><td>: : :</td><td>: : :</td></tr><tr><td>400ms</td><td>436</td><td>0x0001B4/007FFE4C</td></tr><tr><td>: : :</td><td>: : :</td><td>: : :</td></tr></table>
1-AA/1-AE/1-AD Timing	Equation: 1-AA = (0x800000-AA timing) Ex : If AA = 0x000001B4 1-AA = (0x800000 - 0x000001B4) HEX = 0x007FFE4C 1-AA/1-AD, must be follow the equations AA+(1-AA) = 1, AD+(1-AD) = 1 for RMS and peak mode. For peak mode, 1-AE, must be defined by users and there is no limitation. For RMS mode, 1-AE, must be calculated and follow the equation AE + (1-AE) = 1.

DRC Description	Equation
DRC_T : Threshold	T is the threshold of the DRC Equation: $T = (Threshold-24)/6.0206$ (dB) Ex : T = −4.5dB, $(−4.5-24)/6.0206 = −4.733747$ $T\_Dec = −4.733747*2^{23} = −39709551$ $T\_Hex = DEC2HEX(−39709551) = 0xFDA21490$ <table><tr><td>Threshold</td><td>T_Dec</td><td>T_Hex</td></tr><tr><td>0dB</td><td>−33439622</td><td>0xFE01C079</td></tr><tr><td>. . .</td><td>. . .</td><td>. . .</td></tr><tr><td>−4.5dB</td><td>−39709551</td><td>0xFDA21490</td></tr><tr><td>. . .</td><td>. . .</td><td>. . .</td></tr></table>
DRC_K : Compress ratio	K is the compression ratio of the DRC Equation : $K = (1/Ratio-1) + 8$ EX : Ratio = 8 - $(1/8-1) + 8 = 7.125$ - $K\_Dec = 7.125*2^{23} = 59768832$ - $K\_Hex = DEC2HEX(59768832) = 0x3900000$ <table><tr><td>Ratio</td><td>K_Dec</td><td>K_Hex</td></tr><tr><td>Full Comp</td><td>58720256</td><td>0x3800000</td></tr><tr><td>. . .</td><td>. . .</td><td>. . .</td></tr><tr><td>8</td><td>59768832</td><td>0x3900000</td></tr><tr><td>. . .</td><td>. . .</td><td>. . .</td></tr></table>
DRC_O : Make up gain	O is the offset of the DRC Equation : $O = 10^{(Offset-24)/20}$ EX : Offset = 0dB - $10^{(0-24/20)} = 0.063095$ - $O\_Dec = 0.063095*2^{23} = 529285$ - $O\_Hex = DEC2HEX(529285) = 0x0081385$ <table><tr><td>Offset</td><td>O_Dec</td><td>O_Hex</td></tr><tr><td>0dB</td><td>529285</td><td>0x0081385</td></tr><tr><td>. . .</td><td>. . .</td><td>. . .</td></tr><tr><td>5dB</td><td>941217</td><td>0x00E5CA1</td></tr><tr><td>. . .</td><td>. . .</td><td>. . .</td></tr></table>

Bypass DRC

Block Diagram & Description

→Separate each channel of the DRC, If MB_BYPASS = 1, the output signals will be mix of HB and LB

Address	BITS	Name	Description
0x46	6	DRC_EQ_LINK	0: DRC EQ L/R Can be written independently 1 : L and R are ganged for EQ biquads; a write to left-channel BQ is also written to right-channel BQ. (0x5C, 0x5D is ganged to 0x5E–0x5F. Also 0x78–0x79 is ganged to 0x7A, 0x7B, and 0x7C is ganged to 0x7E) →Adjust separate channel DRC EQ. →When link, two channel DRC EQ will be the same.
	3	DRC4_ON	DRC4 Enable 1 : Enable 0 : Disable, →When disable, input signal is the same as output signal. →Final Stage DRC enable (DRC4)
	2	DRC3_ON	DRC3 Enable 1 : Enable 0 : Disable →When disable, input signal is the same as output signal. →DRC 3 enable (High band)
	1	DRC2_ON	DRC2 Enable 1 : Enable 0 : Disable →When disable, input signal is the same as output signal. →DRC 2 enable (Middle band)
	0	DRC1_ON	DRC1 Enable 1 : Enable 0 : Disable →When disable, input signal is the same as output signal. →DRC 1 enable (Low band)
0x72	3	MB_BYPASS	0: Normal mode 1 : By pass →When bypass, the output signal is 0
	2	LB_BYPASS	0: Normal mode 1 : By pass →When bypass, the output signal is 0
	1	HB_BYPASS	0: Normal mode 1 : By pass →When bypass, the output signal is 0

Multi Band DRC EQ

Block Diagram & Description

→ To adjust the cut off frequency of the DRC1, 2, 3

→ VOL 1 is 0x08 CH_1 Volume add 0x07 Master Volume, and VOL 2 is 0x09 CH_2 Volume add 0x07 Master Volume

Address	BITS	Name	Description
0x5C	159:128	LB_CH1_bq_1_b0	u[31:26], b0[25:0] u : Unused
	127:96	LB_CH1_bq_1_b1	u[31:26], b1[25:0] u : Unused
	95:64	LB_CH1_bq_1_b2	u[31:26], b2[25:0] u : Unused
	63:32	LB_CH1_bq_1_a1	u[31:26], a1[25:0] u : Unused
	31:0	LB_CH1_bq_1_a2	u[31:26], a2[25:0] u : Unused

Address	BITS	Name	Description
0x5F	159:128	LB_CH2_bq_2_b0	u[31:26], b0[25:0] u : Unused
	127:96	LB_CH2_bq_2_b1	u[31:26], b1[25:0] u : Unused
	95:64	LB_CH2_bq_2_b2	u[31:26], b2[25:0] u : Unused
	63:32	LB_CH2_bq_2_a1	u[31:26], a1[25:0] u : Unused
	31:0	LB_CH2_bq_2_a2	u[31:26], a2[25:0] u : Unused

Address	BITS	Name	Description
0x78	159:128	MB_CH1_bq_1_b0	u[31:26], b0[25:0] u : Unused
	127:96	MB_CH1_bq_1_b1	u[31:26], b1[25:0] u : Unused
	95:64	MB_CH1_bq_1_b2	u[31:26], b2[25:0] u : Unused
	63:32	MB_CH1_bq_1_a1	u[31:26], a1[25:0] u : Unused
	31:0	MB_CH1_bq_1_a2	u[31:26], a2[25:0] u : Unused

Address	BITS	Name	Description
0x7F	159:128	HB_CH2_bq_2_b0	u[31:26], b0[25:0] u : Unused
	127:96	HB_CH2_bq_2_b1	u[31:26], b1[25:0] u : Unused
	95:64	HB_CH2_bq_2_b2	u[31:26], b2[25:0] u : Unused
	63:32	HB_CH2_bq_2_a1	u[31:26], a1[25:0] u : Unused
	31:0	HB_CH2_bq_2_a2	u[31:26], a2[25:0] u : Unused

MBDRC first order setting

Block Diagram & Description

Address	BITS	Name	Description
0xC1	7	SKIP_BQ1_L_MBAND	(register 0x78) 0 : Coefficients applied to 2 identical BQ stages 1 : Coefficients applied to 1 stage only, 1 is skipped
	6	SKIP_BQ2_L_MBAND	(register 0x79) 0 : Coefficients applied to 2 identical BQ stages 1 : Coefficients applied to 1 stage only, 1 is skipped
	5	SKIP_BQ1_R_MBAND	(register 0x7A) 0 : Coefficients applied to 2 identical BQ stages 1 : Coefficients applied to 1 stage only, 1 is skipped
	4	SKIP_BQ2_R_MBAND	(register 0x7B) 0 : Coefficients applied to 2 identical BQ stages 1 : Coefficients applied to 1 stage only, 1 is skipped
	3	SKIP_BQ1_L_HBAND	(register 0x7C) 0 : Coefficients applied to 2 identical BQ stages 1 : Coefficients applied to 1 stage only, 1 is skipped
	2	SKIP_BQ1_R_HBAND	(register 0x7E) 0 : Coefficients applied to 2 identical BQ stages 1 : Coefficients applied to 1 stage only, 1 is skipped
	1	SKIP_BQ1_L_LBAND	(register 0x5C) 0 : Coefficients applied to 2 identical BQ stages 1 : Coefficients applied to 1 stage only, 1 is skipped
	0	SKIP_BQ1_R_LBAND	(register 0x5E) 0 : Coefficients applied to 2 identical BQ stages 1 : Coefficients applied to 1 stage only, 1 is skipped

Address	BITS	Name	Description
0xC2	4	SKIP_DRC_L_HPF	L_HPF for MB and HB DRC 0 : Normal Mode 1 : SKIP
	3	SKIP_DRC_H_LPF	H_LPF for MB DRC 0 : Normal Mode 1 : SKIP
	2	SKIP_DRC_H_HPF	H_HPF for HB DRC 0 : Normal Mode 1 : SKIP
	1	SKIP_DRC_L_LPF	L_LPF for LB DRC 0 : Normal Mode 1 : SKIP
	0	SKIP_DRC_APB	APB for LB DRC 0 : Normal Mode 1 : SKIP

DRC4 is final stage of DRC. It can be configure as the final DRC to limit the output power.

Block Diagram & Description

→Make the audio output signal lately. Maximum value is 0x8F

Delay = (DRC4_Delay) * 1 / sample rate

Address	BITS	Name	Description
0x0A	7:0	DRC4_DELAY[7:0]	DRC4_DELAY →The delay make the audio signal output delay →Delay = (DRC4_DELAY) * 1 / sample rate →This maximum value is 0x8F, if the setting is larger than 0x8F, it will limit at 0x8F

Peak Mode RMS Mode

Block Diagram & Description

→The detecting threshold using different calculated methods.

Peak mode : AE and 1-AE is independent

RMS mode : AE + (1-AE) = 1

Address	BITS	Name	Description
0x70	7	DRC4_PEAK	1 : Peak mode 0 : RMS mode
	6	DRC3_PEAK	1 : Peak mode 0 : RMS mode
	5	DRC2_PEAK	1 : Peak mode 0 : RMS mode
	4	DRC1_PEAK	1 : Peak mode 0 : RMS mode

Input Mixer / Pre-Scale / Post-Scale / Output Mixer

Input Mixer, pre-scale and post-scale are also provided by the RT9114B.

Input Mixer

Block Diagram & Description
→ Input mixer range is from mute to 12dB, fixed point design, bit25 is sign bit.   → MIX_0 is from HPF_R → MIX_1 is from HPF_L

Address	BITS	Name	Description
0x53	63:32	CH1_IN_MIX_1	u[31:26],mix_1[25:0] u : Unused
	31:0	CH1_IN_MIX_0	u[31:26],mix_0[25:0] u : Unused
0x54	63:32	CH2_IN_MIX_1	u[31:26],mix_1[25:0] u : Unused
	31:0	CH2_IN_MIX_0	u[31:26],mix_0[25:0] u : Unused

Input / Output / MBDRC Mixer Gain Setting

Address	BITS	Name	Equation
0x51, 0x52, 0x53, 0x54, 0x60, 0x61	25:0	mix_2[25:0], mix_1[25:0], mix_0[25:0]	Equation : 20Log (Dec / 8388608) Range : 12dB (0X1ffffff) to Mute (0x00000000) Ex : 6dB, Hex = 0x1000000 Dec = 16777216 Gain = 20Log (16777216 / 8388608) = 6dB | Gain	Dec	Hex | |---|---|---| | 12dB | 33554431 | 0X1FFFFFF | | 6dB | 16777216 | 0X1000000 | | . | . | . | | . | . | . | | 0 | 8388608 | 0X0800000 | | . | . | . |

Mixer Inverse Phase Setting

Address	BITS	Name	Equation
0x51, 0x52, 0x53, 0x54, 0x60, 0x61	25:0	bit25 is sign bit, 3.23 format	Equation : Hex = DEC2HEX Ex : Gain = 6dB, Hex = 0x1000000 Phase Inverse : Hex = DEC2HEX (−16777216) = 0xFF000000 | Gain	Dec	Hex | |---|---|---| | 12dB | −33554431 | 0XFE000001 | | 6dB | −16777216 | 0XFF000000 | | . | . | . | | 0 | −8388608 | 0XF800000 | | . | . | . |

Output Mixer

Block Diagram & Description

Address	BITS	Name	Description
0x51	63:32	CH1_OUT_MIX_1	u[31:26], mix_1[25:0] u : Unused
	31:0	CH1_OUT_MIX_0	u[31:26], mix_0[25:0] u : Unused
0x52	63:32	CH2_OUT_MIX_1	u[31:26], mix_1[25:0] u : Unused
	31:0	CH2_OUT_MIX_0	u[31:26], mix_0[25:0] u : Unused

Pre-scale

Block Diagram & Description

→ The gain stage after mixer output

Address	BITS	Name	Description
0x57	31:0	PRE_SCALE, u[31:26], pre[25:0], 9.17 format Bit 25 is sign bit	Equation : 20Log (Dec / 131072) Range : 24dB (0X200000) to Mute (0x00000000) Ex : 24dB, Hex = 0x200000 Dec = 2097152 Gain = 20Log (2097152 / 131072) = 24dB 表

Gain	Dec	Hex
24dB	2097152	0x200000
20dB	1310720	0X140000
.	.	.
.	.	.
10dB	414187	0x651EB
.	.	.
.	.	.

Post-scale

Block Diagram & Description

→ The gain stage after pre-scale output

Address	BITS	Name	Description
0x56	31:0	POST_SCALE, 3.23 format, u[31:26], post[25:0] Bit 25 is sign bit	Equation : $20 Log (Dec / 8388608)$ Range : 12dB (0X01ffffff) to Mute (0x00000000) Ex : 9.5dB, Hex = 0x01800000 Dec = 25165824 Gain = $20 Log (25165824 / 8388608) = 9.5dB$ | Gain	Dec	Hex | |---|---|---| | 12dB | 33554431 | 0x01ffffff | | . | . | . | | . | . | . | | 6dB | 16777216 | 0x01000000 | | . | . | . | | . | . | . |

RMS Level Meter

Block Diagram & Description

→ The final stage of whole signal path is RMS level meter. It output the final level of each channel before digital filter.

Address	BITS	Name	Description
0x73	6:4	SDO_SEL[2:0]	001 : EQ output 010 : DRC/Mixer/Gain output 011 : Final output 100 : RMS output other : No output

Address	BITS	Name	Description
0xB0	31:0	CH1_RMS[31:0]	To read the final RMS output
0xB1	31:0	CH2_RMS[31:0]	To read the final RMS output

Application Information

I²C Bus Specification

The RT9114B supports the I²C protocol via the input ports SCL and SDA. This protocol defines any device that sends data on to the bus as a transmitter and any device that reads the data as a receiver. The device that controls the data transfer is known as the master and the other as the slave. The master always starts the transfer and provides the serial clock for synchronization. The RT9114B is always a slave device in all of its communications. It can operate at up to 400kb/s. The RT9114B I²C interface is a slave only interface.

Communication Protocol

Data changes on the SDA line must only occur when the SCL clock is low. SDA transition while the clock is high is used to identify a START or STOP condition. START is identified by a high to low transition of the data bus SDA signal while the clock signal SCL is stable in the high state. A START condition must precede any command for data transfer. STOP is identified by low to high transition of the data bus SDA signal while the clock signal SCL is stable in the high state. A STOP condition terminates communication between the RT9114B and the bus master. During the data input, the RT9114B samples the SDA signal on the rising edge of clock SCL. For correct device operation, the SDA signal must be stable during the rising edge of the clock and the data can change only when the SCL line is low.

Device Addressing

The RT9114B Support I²C Control interface. The default device address is 0011011 when A_SEL = High or 0011010 when A_SEL = Low. A_SEL will latch from the power on or software reset, then define the address depends on the low, or high.

A_SEL	Device Address
High	0011011
Low	0011010

I²C Write Control

Following the START condition, the master sends a device select code with the RW bit set to 0. The RT9114B acknowledges this and the writes for the byte of internal address. After receiving the internal byte address, the RT9114B again responds with an acknowledgement.

I²C Read Control

Following the START condition the master sends a device select code with the RW bit set to 1. The RT9114B acknowledges this and then responds by sending one byte of data. The master then terminates the transfer by generating a STOP condition.

Read Function

■ Reading One Indexed Byte of Data from RT (With 1-Byte)

	Acknowledge from RT		Acknowledge from RT			Acknowledge from RT		Acknowledge from Master	
S	Slave Address	0	A	Register Address	A	Sr	Slave Address	1	A	Data Byte	$\overline{A}$	P

R/$\overline{W}$ Repeated Start R/$\overline{W}$ 1Byte

■ Reading n Indexed Words of Data from RT (With N-Byte)

	Acknowledge from RT		Acknowledge from RT			Acknowledge from RT	
S	Slave Address	0	A	Register Address	A	Sr	Slave Address	1	A

R/$\overline{W}$ Repeated Start R/$\overline{W}$

Acknowledge from Master		Acknowledge from Master			Acknowledge from Master		Acknowledge from Master	
Data Byte	A	Data Byte	A	...	Data Byte	A	Data Byte	$\overline{A}$	P

1st Byte 2nd Byte (n-1) th Byte nth Byte

Write Function

■ Writing One Byte of Data to RT (With 1-Byte)

	Acknowledge from RT		Acknowledge from RT		Acknowledge from RT	
S	Slave Address	0	A	Register Address	A	Data Byte	A	P

R/$\overline{W}$ 1st Byte

■ Writing n Bytes of Data to RT (With N-Byte)

	Acknowledge from RT		Acknowledge from RT		Acknowledge from RT		Acknowledge from RT	
S	Slave Address	0	A	Register Address	A	Data Byte	A	Data Byte	A	...

R/$\overline{W}$ 1st Byte 2nd Byte

Acknowledge from RT		Acknowledge from RT	
Data Byte	A	Data Byte	A	P

(n-1) th Byte nth Byte

Audio Interface

The RT9114B supports three kinds of audio interface, I^2S, Left justify and Right justify. Each kind of interface support 24bits, 20bits, 18bits and 16 bits format. The timing diagram is shown below.

I^2S Format

Left Justify

Right Justify

Address	BITS	Name	Description
0x04	3:0	AUD_MODE	0000 : 16bits Right Justify 0001 : 20bits Right Justify 0010 : 24bits Right Justify 0011 : 16bits I^2S 0100 : 20bits I^2S 0101 : 24bits I^2S 0110 : 16bits Left Justify 0111 : 20bits Left Justify 1000 : 24bits Left Justify others : no define

Amplification Gain

Digital   **Analog**

D (dBFS) → DSP → DAC → SPK → Speaker

Volume Gain (dB)   x3.5 = 10.9dB

SPK_Gain : Class-D Output Gain
0x1A b[6:4] → 000 : 3x
001 : 3.5x
010 : 4x
011 : 4.5x
100 : 5x
101 : 5.5x
110 : 6.15x
111 : 8x

Output voltage calculation formula = $10^{(D+Vol\_Gain)/20} \times 3.5 \times Output\_Gain$ (Vp)

Address	BITS	Name	Description
0x1A	6:4	D_SPK_GAIN[2:0]	Class D output gain, 111 = 8x, 110 = 6.15x, 101 = 5.5x, 100 = 5x, 011 = 4.5x, 010 = 4x, 001 = 3.5x, 000 = 3x

RICHTEK is a registered trademark of Richtek Technology Corporation.

POST_IDF Gain

Address	BITS	Name	Equation
0x62	7:0	POST_IDF[7:0]	Equation : 20Log (Dec / 128) Range : 6dB (0xFF) to Mute (0x00) Ex : 6dB, Hex = 0xFF Dec = 255 Gain = 20Log (255 / 128) = 6dB `table below`

Inner table for POST_IDF:

Gain	Dec	Hex
6dB	255	0xFF
5dB	226	0XE2
.	.	.
.	.	.
.	.	.
0dB	128	0x80
.	.	.
.	.	.
.	.	.

Master Volume Gain

Address	BITS	Name	Equation
0x07	10:0	MS_VOL[10:0]	Equation : 24dB - (Dec x 0.0625) Range : 24dB (0X000) to mute (0x7ff) Ex : 10dB, Hex = 0xE0 Dec = 224 Gain = 24dB - (224 x 0.0625) = 10dB `table below`

Inner table for MS_VOL:

Gain	Dec	Hex
24dB	0	0x00
10dB	224	0XE0
.	.	.
.	.	.
.	.	.
0dB	384	0x180
.	.	.
.	.	.
.	.	.

Compensate Filter

Compensation filter is purpose to compensate internal gain from DAC, this filter can also compensate the frequency response affected by LC filter, recommended setting will based on different application circuit to fit the curve.

Compensate Description	Equation
Compensate	$y[n] = B3*x[n-6]+B2*x[n-5]+B1*x[n-4]+B0*x[n-3]+B1*x[n-2]+B2*x[n-1]+B3*x[n]$ • B0, B1, B2, B3 : Compensate coefficient • N : Input signal when applied

Address	BITS	Name	Description
0x03	4	COMP_EN	1 : Compensation filter enable 0 : Compensation filter disable
0x21	31:16	COMP_B0[15:0]	Compensate B0, B1 coefficient
	15:11	Reserved	
	10:0	COMP_B1[10:0]	
0x22	31:8	Reserved	Compensate B2, B3 coefficient
	26:16	COMP_B2[10:0]	
	15:9	Reserved	
	8:0	COMP_B3[8:0]	

Volume Ramp

000 : 1 step in every sample

001 : mute → −40dB, every sample with 1 step. −40dB → 24dB, 2 sample with 1 step.

010 : mute → −40dB, 2 sample with 1 step. −40dB → 24dB, 4 sample with 1 step.

Others : mute → −40dB, 4 sample with 1 step. −40dB → 24dB, 8 sample with 1 step.

Address	BITS	Name	Description
0x0C	2:0	VOL_RAMP_MODE[2:0]	000 : 1 step in every sample 001 : mute → −40dB, every sample with 1 step. −40dB → 24dB, 2 sample with 1 step. 010 : mute → −40dB, 2 sample with 1 step. −40dB → 24dB, 4 sample with 1 step. Others : mute → −40dB, 4 sample with 1 step. −40dB → 24dB, 8 sample with 1 step.

Hard Clip Function

To clip the signal with different threshold, operate in time domain.

Address	BITS	Name	Description
0x62	31	HARD_CLIP_EN	1 : Enable hard clip 0 : Disable hard clip
	30	FINAL_HARD_CLIP_EN	1 : Enable final hard clip 0 : Disable final hard clip
	18:8	HARD_CLIP_TH[10:0]	Hard Clip Threshold for Hard clip & Final Hard clip 11'h000 : 24dB 11'h180 : 0dB 0.0625db per step

DC Protection Function

It is to use to protect the loudspeaker, when there are some DC exists at the output. The method is to detect DC at final stage (PWM), calculate the difference of the PWM and a sinc filter to decide the DC level. The IC will shut down when detect the DC.

Address	BITS	Name	Description
0x76	7	DC_FLAG	DC Flag report 1 : DC happen
	6	Reserved	
	5:4	DC_TH[1:0]	DC threshold for DC detection 00 : No available 01 : 12.5% 10 : 18.75% 11 : 25%
	2	DC_FREQ_SEL	Select clock frequency for DC detection 0 : Prohibited 1 : 384K
	1	DC_TIME_SEL	Detection time 0 : 342ms 1 : 684ms
	0	DC_EN	1 : DC protection enable 0 : DC Protection disable

PBTL Function

It can be configure by the hardware, also need to change the software setting

The Input signal, can be configured by the input mixer, from register 0x53 to configure the input signal.

Address	BITS	Name	Description
0x84	7:3	Reserved	
	2	D_PBTL	0 : BTL, 1 : PBTL
	1:0	D_NOISE_AMP[1:0]	Nosie amplitude for SSC 00 = 5kHz 01 = 10kHz 10 = 15kHz 11 = 20kHz

Address	BITS	Name	Description
0x53	63:32	CH1_IN_MIX_1	u[31:26], mix_1[25:0] u : Unused
	31:0	CH1_IN_MIX_0	u[31:26], mix_0[25:0] u : Unused

Mono PBTL Application Circuit

Mono Configuration

To use the mono configuration, It can be configured by register setting.

Address	BITS	Name	Description
0x14	7	D_LPFR_EN	Enable DAC RCH LPF, 0 : Disable, 1 : Enable
	6	D_LPFL_EN	Enable DAC LCH LPF, 0 : Disable, 1 : enable
	5	D_EN_RCH_PWR	RCH PWR stage enable, 0 : Disable, 1 : Enable
	4	D_EN_LCH_PWR	LCH PWR stage enable, 0 : Disable, 1 : Enable
	3	D_DAC_RCH_EN	Enable DAC_RCH, 0 : Disable, 1 : Enable
	2	D_DAC_LCH_EN	Enable DAC LCH, 0 : Disable, 1 : enable
	1	D_SPK_RCH_EN	Enable ClassD RCH SPK, 0 : Disable, 1 : Enable
	0	D_SPK_LCH_EN	Enable ClassD LCH SPK, 0 : Disable, 1 : Enable

Mono Configuration	Example
Use Left Channel	Set the Bit[7], Bit[5], Bit[3], Bit[1] to Zero, others keep 1

Mono Configuration	Example
Use Right Channel	Set the Bit[6], Bit[4], Bit[2], Bit[0] to Zero, others keep 1

Reference Clock Selection

Due to the coefficient of PLL can be automated selected, so the RT9114B can choose the MCLK/SCLK as the reference clock from register setting.

Address	Reference Clock	Example
0x70	MCLK	To choose the reference clock Bit[0] to 0 : Reference clock is MCLK
	SCLK	To choose the reference clock Bit[0] to 1 : Reference clock is SCLK

Protection Behavior

If the protection behavior happened, the IC will automated detect, there are some behavior as below list.

Protection	Auto recovery	Shutdown Amp	Fault pin pull low
DC Protection	No	Yes	Yes
MCLK EEOR	Depends on 0xD1 bit[6]	Yes	Yes, depends on 0xD0 bit[6]
SCLK ERROR	Depends on 0xD1 bit[5]	Yes	Yes, depends on 0xD0 bit[5]
LRCK ERROR	Depends on 0xD1 bit[4]	Yes	Yes, depends on 0xD0 bit[4]
OC ERROR	Depends on 0xD1 bit[3]	Yes	Yes, Depends on 0xD0 bit[3]
OV ERROR	Depends on 0xD1 bit[2]	Yes	Yes, depends on 0xD0 bit[2]
OT ERROR	Depends on 0xD1 bit[1]	Yes	Yes, depends on 0xD0 bit[1]
UV ERROR	Depends on 0xD1 bit[0]	Yes	Yes, depends on 0xD0 bit[0]

Address	BITS	Name	Description
0xD0	6	MCLK_ERROR_mask	Fault mask for 0x2 MCLK error
	5	SCLK_ERROR_mask	Fault mask for 0x2 SCLK error
	4	LRCK_ERROR_mask	Fault mask for 0x2 LRCK error
	3	OC_ERROR_mask	Fault mask for 0x71 OC error
	2	OV_ERROR_mask	Fault mask for 0x71 OV error
	1	OT_ERROR_mask	Fault mask for 0x71 OT error
	0	UV_ERROR_mask	Fault mask for 0x71 UV error

Fault Behavior Type Select

If the protection behavior happened, the IC will automate detect, there are some error type can be configured as below list.

Address	BITS	Name	Description
0xD1	6	MCLK_ERROR_FAULT_TYPE	Fault behavior type select. 0 : Auto recovery 1 : Latch
	5	SCLK_ERROR_FAULT_TYPE	Fault behavior type select. 0 : Auto recovery 1 : Latch
	4	LRCK_ERROR_FAULT_TYPE	Fault behavior type select. 0 : Auto recovery 1 : Latch
	3	OC_ERROR_FAULT_TYPE	Fault behavior type select. 0 : Auto recovery(Don't set to 0, it will cause IC damage when OC fault happen) 1 : Latch
	2	OV_ERROR_FAULT_TYPE	Fault behavior type select. 0 : Auto recovery 1 : Latch
	1	OT_ERROR_FAULT_TYPE	Fault behavior type select. 0 : Auto recovery 1 : Latch
	0	UV_ERROR_FAULT_TYPE	Fault behavior type select. 0 : Auto recovery 1 : Latch

Input / Output gain Control

Block Diagram & Description

➔For increase Dynamic range in signal processing, gain pair control decrease gain in the initial of signal path. (0dB / −6dB / −12dB / −18dB / −24dB), and at the end of signal processing, gain pair control return the decrease gain. (0dB / 6dB / 12dB / 18dB / 24dB)

➔Below table is to describe the setting to increase dynamic range during signal processing and maximum final output level is 0dB, otherwise it will clipping.

GAIN_PAIR_CTRL	Dynamic range during signal processing
0dB / 0dB	24dB
−6dB / 6dB	30dB
−12dB / 12dB	36dB
−18dB / 18dB	42dB
−24dB / 24dB	48dB

Address	BITS	Name	Description
0xC0	3	Final_Gain	Final gain after hard clip 0 : 0dB 1 : 6dB
	2:0	GAIN_PAIR_CTRL	Input decrease and output increase gain control, for increasing DSP dynamic range 000 : 0dB / 0dB 001 : −6dB / 6dB 010 : −12dB / 12dB 011 : −18dB / 18dB Others : −24dB / 24dB

Register Map

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x00	1	I2S_FMT_RPT	7:5	R	SR_MODE[2:0]	Sampling rate report 000 : 32kHz 001 : Reserved 010 : 88.2/96kHz 011 : 44.1/48kHz 100 : 16kHz 101 : 22.05/24kHz 110 : 8kHz 111 : 11.025/12kHz	3'b011
			4:2	R	CK_MODE[2:0]	Clock mode report 000 : MCLK = 64fs 001 : MCLK = 128fs 010 : MCLK = 192fs 011 : MCLK = 256fs 100 : MCLK = 384fs 101 : MCLK = 512fs others : Reserved	3'b011
			1:0	R	BCK_MODE[1:0]	BCK mode report 00 : BCK = 32fs 01 : BCK = 48fs 10 : BCK = 64fs others : Reserved	2'b10
0x01	1	DEV_ID	7:0	R	DEVICE_ID[7:0]		8'h10
0x02	1	ERR_RPT1	7	R	MCLK_ERR	1: MCLK Error	0
			6		Reserved		0
			5	R	SCLK_ERR	1: SCLK error	0
			4	R	LRCK_ERR	1: LRCK clock error	0
			3		Reserved		0
			2		Reserved		0
			1		Reserved		0
			0		Reserved		0
0x03	1	FLTR_MISC	7	R/W	HPF_EN	1 : High-Pass filter enable 0 : High-Pass filter disable	1
			6	R/W	HPF_POS_EN	1 : Post high Pass filter enable 0 : Post high Pass filter disable	0
			5		Reserved		0
			4	R/W	COMP_EN	1 : Compensation filter enable 0 : Compensation filter disable	0
			3	R/W	SR_MODE_SEL	0 : Auto detection	0
			2:1		Reserved		2'b0
			0	R/W	N/A	Prohibited	0

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x04	1	I2S_FMT	7:4		Reserved		2'b0
			3:0	R/W	AUD_MODE	0000 : 16 bits Right Justify 0001 : 20 bits Right Justify 0010 : 24 bits Right Justify 0011 : 16 bits I^{2}S 0100 : 20 bits I^{2}S 0101 : 24 bits I^{2}S 0110 : 16 bits Left Justify 0111 : 20 bits Left Justify 1000 : 24 bits Left Justify others : no define	4'b0101
0x05	1	ENABLE	7		Reserved		1'b0
			6	R/W	SHUDOWN	1 : Shutdown 0 : Amp enable	1
			5:4		Reserved		2'b0
			3	R/W	N/A	Prohibited	1'b0
			2	R/W	N/A	Prohibited	1'b0
			1	R/W	N/A	Prohibited	1'b0
			0	R/W	N/A	Prohibited	1'b0
0x06	1	CH_MUTE	7:4		Reserved		4'b0
			3	R/W	N/A	Prohibited	1'b0
			2		Reserved		1'b0
			1	R/W	CH2_MUTE	1 : CH2 soft mute 0 : CH2 none soft mute	1'b0
			0	R/W	CH1_MUTE	1 : CH1 soft mute 0 : CH1 none soft mute	1'b0
0x07	2	MS_VOL	7:0	R/W	MS_VOL[10:0]	Master Volume control 11'h000 : 24dB 11'h180 : 0dB 11'h7FF : mute 0.0625dB per step	11'h7FF
0x08	2	CH1_VOL	7:0	R/W	CH1_VOL[10:0]	CH1 Volume control 11'h000 : 24dB 11'h180 : 0dB 11'h7FF : mute 0.0625dB per step	11'h180
0x09	2	CH2_VOL	7:0	R/W	CH2_VOL[10:0]	CH2 Volume control 11'h000 : 24dB 11'h180 : 0dB 11'h7FF : mute 0.0625dB per step	11'h180

RT9114B

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x0A	1	DRC4_DELAY	7:0	R/W	DRC4_DELAY[7:0]	DRC4_DELAY →The delay make the audio signal output delay →Delay = (DRC4_DELAY) * 1 / sample rate →This maximum value is 0x8F, if the setting is larger than 0x8F, it will limit at 0x8F	8'hFF
0x0C	1	VOL_RAMP	7:6	R/W	N/A	Prohibited	2'b0
			5:4	R/W	N/A	Prohibited	2'b0
			3	R/W	SKIP_RAMP	Skip volume ramp	1'b0
			2:0	R/W	VOL_RAMP_MODE [2:0]	Volume slew step control 000 : 1 step in every sample 001 : mute→−40dB, every sample with 1 step. −40dB→24dB, 2 sample with 1 step. 010 : mute→−40dB, 2 sample with 1 step. −40dB→24dB, 4 sample with 1 step. Others : mute→−40dB, 4 sample with 1 step. −40dB→24dB, 8 sample with 1 step.	3'b001
0x0D	1	SDIN_SEL	7:4		Reserved		
			3:2	R/W	CH1_SI[1:0]	00 : SDIN-L to CH1 01 : SDIN-R to CH1 1X : 0 to CH1	2'b00
			1:0	R/W	CH2_SI[1:0]	00 : SDIN-L to CH2 01 : SDIN-R to CH2 1X : 0 to CH2	2'b01
0x0E	1	AUTO_RCVRY	7		Reserved		0
			6	R	D_UVP_PVDD_FLAG	PVDD UV flag	0
			5	R	D_UVP_3P3_FLAG	DVDD3P3 UV flag	0
			4		Reserved		0
			3:0	R/W	BKD_TIME[3:0]	Power Stage auto recovery time 101X : 1496ms 11XX : 1496ms	4'b101X

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x0F	1	ERR_RPT2	7	R	D_OCP_FLAG	OCP error flag	0
			6	R	D_OVP_FLAG	OVP error flag	0
			5	R	D_OTP_FLAG	OTP error flag	0
			4	R	D_UVP_FLAG	UVP error flag	0
			3:0	R	N/A	Prohibited	4'b0
0x11	1	DAC_OPT1	7:6	R/W	N/A	Prohibited	2'b10
			5:4	R/W	N/A	Prohibited	2'b10
			3	R/W	N/A	Prohibited	1
			2	R/W	N/A	Prohibited	0
			1	R/W	N/A	Prohibited	0
			0	R/W	N/A	Prohibited	1
0x12		CLASS_D_OPT1	7:6	R/W	N/A	Prohibited	2'b11
			5	R/W	N/A	Prohibited	0
			4	R/W	N/A	Prohibited	1
			3	R/W	N/A	Prohibited	1
			2	R/W	N/A	Prohibited	0
			1:0		Reserved		2'b0
0x13	1	TEST_MODE	7:6	R/W	N/A	Prohibited	2'b00
			5:4	R/W	N/A	Prohibited	2'b00
			3	R/W	N/A	Prohibited	0
			2	R/W	N/A	Prohibited	0
			1	R/W	N/A	Prohibited	1
			0	R/W	N/A	Prohibited	0

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x14	1	INTER_PWR_CTRL	7	R/W	D_LPFR_EN	Enable DAC RCH LPF, 0 : Disable 1 : Enable	1
			6	R/W	D_LPFL_EN	Enable DAC LCH LPF, 0 : Disable 1 : Enable	1
			5	R/W	D_EN_RCH_PWR	RCH PWR stage enable 0 : Disable 1 : Enable	1
			4	R/W	D_EN_LCH_PWR	LCH PWR stage enable 0 : Disable 1 : Enable	1
			3	R/W	D_DAC_RCH_EN	Enable DAC_RCH, 0 : Disable 1 : Enable	1
			2	R/W	D_DAC_LCH_EN	Enable DAC LCH, 0 : Disable 1 : Enable	1
			1	R/W	D_SPK_RCH_EN	Enable ClassD RCH SPK, 0 : Disable 1 : Enable	1
			0	R/W	D_SPK_LCH_EN	Enable ClassD LCH SPK, 0 : Disable 1 : Enable	1
0x15	1	OFFSET_CAL1	7	R/W	N/A	Prohibited	0
			6	R/W	N/A	Prohibited	1
			5	R/W	N/A	Prohibited	0
			4	R/W	N/A	Prohibited	0
			3	R/W	N/A	Prohibited	0
			2	R/W	N/A	Prohibited	0
			1	R/W	N/A	Prohibited	1
			0	R/W	N/A	Prohibited	0
0x16	1	PWM_SS_OPT1	6	R/W	PWM_MODEWHITE	Noise select, 0 = pink noise, 1 = white noise	0
			5	R/W	PWM_SELCOEF	Pink noise coefficient, 0 = 1/2, 1 = 1/4 This will affect the noise amplitude for spread spectrum signal, not recommended to modify it.	0
			4	R/W	PWM_NOISE_EN	Add noise to TRI_GEN, 0 = disable, 1 = enable	0
			3:2	R/W	N/A	Prohibited	2'b01
			1:0	R/W	N/A	Prohibited	2'b10

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x17	1	ANA_BIAS1	7:6	R/W	N/A	Prohibited	2'b10
			5:4	R/W	N/A	Prohibited	2'b10
			3:2	R/W	N/A	Prohibited	2'b10
			1	R/W	N/A	Prohibited	0
			0	R/W	N/A	Prohibited	0
0x18	1	OC_TEST_ MODE	7	R/W	N/A	Prohibited	0
			6	R/W	N/A	Prohibited	0
			5	R/W	N/A	Prohibited	0
			4	R/W	N/A	Prohibited	0
			3:2	R/W	N/A	Prohibited	2'b00
			1:0	R/W	N/A	Prohibited	2'b11
0x19	1	PWM_SS_ OPT2	7:6	R/W	D_FSS_AMP[1:0]	Spread spectrum frequency variation amplitude 00 = 20KHz, 01 = 10 = 40KHz, 11 = 60KHz	2'b01
			5:4	R/W	N/A	Prohibited	2'b01
			3:1	R/W	N/A	Prohibited	3'b010
			0	R/W	D_FSS_EN	spread spectrum enable, 0 = disable, 1 = enable	0
0x1A		SPK_GAIN	7		Reserved		0
			6:4	R/W	D_SPK_GAIN[2:0]	ClassD output gain, 111 = 8x, 110 = 6.15x, 101 = 5.5x, 100 = 5x, 011 = 4.5x, 010 = 4x, 001 = 3.5x, 000 = 3x	2'b011
			3	R/W	N/A	Prohibited	1'b0
			2	R/W	N/A	Prohibited	1'b0
			1:0	R/W	N/A	Prohibited	2'b01
0x1B	1	PLL_ CONFIG1	7:4	R/W	N/A	Prohibited	4'b1010
			3	R/W	N/A	Prohibited	1'b0
			2	R/W	N/A	Prohibited	1'b1
			1	R/W	N/A	Prohibited	1'b0
			0	R/W	N/A	Prohibited	1'b0
0x1C	1	PLL_ CONFIG2	7:3	R/W	N/A	Prohibited	0
			2:0	R/W	N/A	Prohibited	0
0x1D	1	PLL_ CONFIG3	7:4	R/W	N/A	Prohibited	0
			3:2	R/W	N/A	Prohibited	0
			1:0	R/W	N/A	Prohibited	0

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x1E	1	PLL_CONFIG4	7:6		N/A	Prohibited	0
			5:4	R/W	N/A	Prohibited	2'b01
			3	R/W	N/A	Prohibited	1'b1
			2	R/W	N/A	Prohibited	1'b1
			1:0	R/W	N/A	Prohibited	2'b00
0x20	4	PLL_CONFIG5	31	R	N/A	Prohibited	0
			30:28	R	N/A	Prohibited	0
			27	R	N/A	Prohibited	0
			26:23		N/A	Prohibited	0
			22:16	R/W	N/A	Prohibited	7'h02
			15:0	R/W	N/A	Prohibited	16'h0000
0x21	4	COMP_FLTR1	31:16	R/W	COMP_B0[15:0]	Compensation filter B0 coefficient	16'h4000
			15:11		Reserved		5'b0
			10:0	R/W	COMP_B1[10:0]	Compensation filter B1 coefficient	11'd0
0x22	4	COMP_FLTR2	31:27		Reserved		5'b0
			26:16	R/W	COMP_B2[10:0]	Compensation filter B2 coefficient	11'd0
			15:9		Reserved		7'b0
			8:0	R/W	COMP_B3[8:0]	Compensation filter B3 coefficient	9'd0
0x26	20	CH1_BQ1	159:128	R/W	CH1_bq_1_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH1_bq_1_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH1_bq_1_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH1_bq_1_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH1_bq_1_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x27	20	CH1_BQ2	159:128	R/W	CH1_bq_2_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH1_bq_2_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH1_bq_2_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH1_bq_2_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH1_bq_2_a2	u[31:26], a2[25:0] u : Unused	32'h00000000

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x28	20	CH1_BQ3	159:128	R/W	CH1_bq_3_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH1_bq_3_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH1_bq_3_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH1_bq_3_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH1_bq_3_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x29	20	CH1_BQ4	159:128	R/W	CH1_bq_4_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH1_bq_4_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH1_bq_4_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH1_bq_4_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH1_bq_4_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x2A	20	CH1_BQ5	159:128	R/W	CH1_bq_5_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH1_bq_5_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH1_bq_5_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH1_bq_5_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH1_bq_5_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x2B	20	CH1_BQ6	159:128	R/W	CH1_bq_6_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH1_bq_6_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH1_bq_6_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH1_bq_6_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH1_bq_6_a2	u[31:26], a2[25:0] u : Unused	32'h00000000

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x2C	20	CH1_BQ7	159:128	R/W	CH1_bq_7_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH1_bq_7_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH1_bq_7_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH1_bq_7_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH1_bq_7_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x2D	20	CH1_BQ8	159:128	R/W	CH1_bq_8_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH1_bq_8_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH1_bq_8_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH1_bq_8_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH1_bq_8_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x2E	20	CH1_BQ9	159:128	R/W	CH1_bq_9_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH1_bq_9_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH1_bq_9_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH1_bq_9_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH1_bq_9_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x2F	20	CH1_BQ10	159:128	R/W	CH1_bq_10_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH1_bq_10_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH1_bq_10_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH1_bq_10_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH1_bq_10_a2	u[31:26], a2[25:0] u : Unused	32'h00000000

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x30	20	CH2_BQ1	159:128	R/W	CH2_bq_1_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH2_bq_1_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH2_bq_1_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH2_bq_1_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH2_bq_1_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x31	20	CH2_BQ2	159:128	R/W	CH2_bq_2_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH2_bq_2_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH2_bq_2_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH2_bq_2_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH2_bq_2_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x32	20	CH2_BQ3	159:128	R/W	CH2_bq_3_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH2_bq_3_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH2_bq_3_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH2_bq_3_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH2_bq_3_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x33	20	CH2_BQ4	159:128	R/W	CH2_bq_4_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH2_bq_4_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH2_bq_4_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH2_bq_4_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH2_bq_4_a2	u[31:26], a2[25:0] u : Unused	32'h00000000

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x34	20	CH2_BQ5	159:128	R/W	CH2_bq_5_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH2_bq_5_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH2_bq_5_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH2_bq_5_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH2_bq_5_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x35	20	CH2_BQ6	159:128	R/W	CH2_bq_6_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH2_bq_6_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH2_bq_6_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH2_bq_6_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH2_bq_6_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x36	20	CH2_BQ7	159:128	R/W	CH2_bq_7_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH2_bq_7_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH2_bq_7_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH2_bq_7_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH2_bq_7_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x37	20	CH2_BQ8	159:128	R/W	CH2_bq_8_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH2_bq_8_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH2_bq_8_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH2_bq_8_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH2_bq_8_a2	u[31:26], a2[25:0] u : Unused	32'h00000000

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x38	20	CH2_BQ9	159:128	R/W	CH2_bq_9_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH2_bq_9_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH2_bq_9_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH2_bq_9_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH2_bq_9_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x39	20	CH2_BQ10	159:128	R/W	CH2_bq_10_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH2_bq_10_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH2_bq_10_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH2_bq_10_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH2_bq_10_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x3A	8	DRC1_RMS_AE	63:32	R/W	DRC1 RMS AE	u[31:26], ae[25:0] u : Unused	32'h00800000
			31:0	R/W	DRC1 RMS 1-AE	u[31:26], (1-ae)[25:0] u : Unused	32'h00000000
0x3B	8	DRC1_GAIN_AA	63:32	R/W	DRC1 GAIN AA	u[31:26], aa[25:0] u : Unused	32'h00800000
			31:0	R/W	DRC1 GAIN 1-AA	u[31:26], (1-aa)[25:0] u : Unused	32'h00000000
0x3C	8	DRC1_GAIN_AD	63:32	R/W	DRC1 GAIN AD	u[31:26], ad[25:0] u : Unused	32'h00800000
			31:0	R/W	DRC1 GAIN 1-AD	u[31:26], (1-ad)[25:0] u : Unused	32'h00000000
0x3D	8	DRC2_RMS_AE	63:32	R/W	DRC2 RMS AE	u[31:26], ae[25:0] u : Unused	32'h00800000
			31:0	R/W	DRC2 RMS 1-AE	u[31:26], (1-ae)[25:0] u : Unused	32'h00000000
0x3E	8	DRC2_GAIN_AA	63:32	R/W	DRC2 GAIN AA	u[31:26], aa[25:0] u : Unused	32'h00800000
			31:0	R/W	DRC2 GAIN 1-AA	u[31:26], (1-aa)[25:0] u : Unused	32'h00000000
0x3F	8	DRC2_GAIN_AD	63:32	R/W	DRC2 GAIN AD	u[31:26], ad[25:0] u : Unused	32'h00800000
			31:0	R/W	DRC2 GAIN 1-AD	u[31:26], (1-ad)[25:0] u : Unused	32'h00000000
0x40	4	DRC1_TH	31:0	R/W	DRC1_T[31:0]	T1[31:0]	32'hFDA21490

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x41	4	DRC1_RATIO	31:0	R/W	DRC1_K[31:0]	u[31:26], K1[25:0] u : Unused	32'h03842109
0x42	4	DRC1_OFFSET	31:0	R/W	DRC1_O[31:0]	u[31:26], O1[25:0] u : Unused	32'h00084210
0x43	4	DRC2_TH	31:0	R/W	DRC2_T[31:0]	T2[31:0]	32'hFDA21490
0x44	4	DRC2_RATIO	31:0	R/W	DRC2_K[31:0]	u[31:26], K2[25:0] u : Unused	32'h03842109
0x45	4	DRC2_OFFSET	31:0	R/W	DRC2_O[31:0]	u[31:26], O2[25:0] u : Unused	32'h00084210
0x46	4	EQ_DRC_EN	[31:8]	R/W	EQ_BYPASS[23:0]	EQ bypass control →This function is bypass the EQ setting	24'd0
			7		Reserved		0
			6	R/W	DRC_EQ_LINK	0 : DRC EQ L/R Can be written independently 1 : L and R are ganged for EQ bi-quads; a write to left-channel BQ is also written to right-channel BQ. (0x5C,0x5D is ganged to 0x5E, 0x5F.Also 0x78, 0x79 is ganged to 0x7A, 0x7B, 0x7C is ganged to 0x7E) →Adjust separate channel DRC EQ. →When link, two channel DRC EQ will be the same.	0
			5	R/W	EQ_LINK	0 : L/R can be written independently 1 : L and R are ganged for EQ bi-quads; a write to left-channel BQ is also written to right-channel BQ. (0x26 – 0x2F is ganged to 0x30 – 0x39.Also 0x58 – 0x59 is ganged to 0x5A – 0x5B) →Adjust separate channel EQ. →When link, two channel EQ will be the same.	0
			4	R/W	EQ_DISABLE	1 : EQ disable 0 : EQ Enable	0

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x46	4	EQ_DRC_EN	3	R/W	DRC4_ON	DRC4 Enable 1 : Enable 0 : Disable, →When disable, input signal is the same as output signal. →Final Stage DRC enable (DRC4)	0
			2	R/W	DRC3_ON	DRC3 Enable 1 : Enable 0 : Disable →When disable, input signal is the same as output signal. →DRC 3 enable (High band)	0
			1	R/W	DRC2_ON	DRC2 Enable 1 : Enable 0 : Disable →When disable, input signal is the same as output signal. →DRC 2 enable (Middle band)	0
			0	R/W	DRC1_ON	DRC1 Enable 1 : Enable 0 : Disable →When disable, input signal is the same as output signal. →DRC 1 enable (Low band)	0
0x47	8	DRC3_RMS_AE	[63:32]	R/W	DRC3 RMS AE	u[31:26], ae[25:0] u : Unused	32'h00800000
			[31:0]	R/W	DRC3 RMS 1-AE	u[31:26], (1-ae)[25:0] u : Unused	32'h00000000
0x48	8	DRC3_GAIN_AA	[63:32]	R/W	DRC3 GAIN AA	u[31:26], aa[25:0] u : Unused	32'h00800000
			[31:0]	R/W	DRC3 GAIN 1-AA	u[31:26], (1-aa)[25:0] u : Unused	32'h00000000
0x49	8	DRC3_GAIN_AD	[63:32]	R/W	DRC3 GAIN AD	u[31:26], ad[25:0] u : Unused	32'h00800000
			[31:0]	R/W	DRC3 GAIN 1-AD	u[31:26], (1-ad)[25:0] u : Unused	32'h00000000
0x4A	4	DRC3_TH	[31:0]	R/W	DRC3_T	T3[31:0]	32'hFDA21490
0x4B	4	DRC3_RATIO	[31:0]	R/W	DRC3_K	u[31:26], K3[25:0] u : Unused	32'h03842109
0x4C	4	DRC3_OFFSET	[31:0]	R/W	DRC3_O	u[31:26], O3[25:0] u : Unused	32'h00084210

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x51	8	CH1_OUT_MIX	63:32	R/W	CH1_OUT_MIX_1	u[31:26], mix_1[25:0] u : Unused	0x00800000
			31:0	R/W	CH1_OUT_MIX_0	u[31:26], mix_0[25:0] u : Unused	0x00000000
0x52	8	CH2_OUT_MIX	63:32	R/W	CH2_OUT_MIX_1	u[31:26], mix_1[25:0] u : Unused	0x00000000
			31:0	R/W	CH2_OUT_MIX_0	u[31:26], mix_0[25:0] u : Unused	0x00800000
0x53	8	CH1_IN_MIX	63:32	R/W	CH1_IN_MIX_1	u[31:26], mix_1[25:0] u : Unused	0x00800000
			31:0	R/W	CH1_IN_MIX_0	u[31:26], mix_0[25:0] u : Unused	0x00000000
0x54	8	CH2_IN_MIX	63:32	R/W	CH2_IN_MIX_1	u[31:26], mix_1[25:0] u : Unused	0x00000000
			31:0	R/W	CH2_IN_MIX_0	u[31:26], mix_0[25:0] u : Unused	0x00800000
0x56	4	POST_SCALE	31:0	R/W	POST_SCALE	u[31:26], post[25:0], 3.23 format u : Unused	0x00800000
0x57	4	PRE_SCALE	31:0	R/W	PRE_SCALE	u[31:26], pre[25:0], 9.17 format u : Unused	0x00020000
0x58	20	CH1_BQ11	159:128	R/W	CH1_bq_11_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH1_bq_11_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH1_bq_11_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH1_bq_11_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH1_bq_11_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x59	20	CH1_BQ12	159:128	R/W	CH1_bq_12_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH1_bq_12_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH1_bq_12_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH1_bq_12_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH1_bq_12_a2	u[31:26], a2[25:0] u : Unused	32'h00000000

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x5A	20	CH2_BQ11	159:128	R/W	CH2_bq_11_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH2_bq_11_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH2_bq_11_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH2_bq_11_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH2_bq_11_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x5B	20	CH2_BQ12	159:128	R/W	CH2_bq_12_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	CH2_bq_12_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	CH2_bq_12_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	CH2_bq_12_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	CH2_bq_12_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x5C	20	LB_CH1_BQ1	159:128	R/W	LB_CH1_bq_1_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	LB_CH1_bq_1_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	LB_CH1_bq_1_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	LB_CH1_bq_1_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	LB_CH1_bq_1_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x5D	20	LB_CH1_BQ2	159:128	R/W	LB_CH1_bq_2_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	LB_CH1_bq_2_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	LB_CH1_bq_2_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	LB_CH1_bq_2_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	LB_CH1_bq_2_a2	u[31:26], a2[25:0] u : Unused	32'h00000000

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x5E	20	LB_CH2_BQ1	159:128	R/W	LB_CH2_bq_1_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	LB_CH2_bq_1_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	LB_CH2_bq_1_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	LB_CH2_bq_1_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	LB_CH2_bq_1_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x5F	20	LB_CH2_BQ2	159:128	R/W	LB_CH2_bq_2_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	LB_CH2_bq_2_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	LB_CH2_bq_2_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	LB_CH2_bq_2_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	LB_CH2_bq_2_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x60	12	CH1_MBDRC_MIX	95:64	R/W	CH1_OUT_MIX_L	u[31:26], mix_2[25:0] u : Unused	0x00800000
			63:32	R/W	CH1_OUT_MIX_M	u[31:26], mix_1[25:0] u : Unused	0x00800000
			31:0	R/W	CH1_OUT_MIX_H	u[31:26], mix_0[25:0] u : Unused	0x00800000
0x61	12	CH2_MBDRC_MIX	95:64	R/W	CH2_OUT_MIX_L	u[31:26], mix_2[25:0] u : Unused	0x00800000
			63:32	R/W	CH2_OUT_MIX_M	u[31:26], mix_1[25:0] u : Unused	0x00800000
			31:0	R/W	CH2_OUT_MIX_H	u[31:26], mix_0[25:0] u : Unused	0x00800000
0x62	4	HARD_CLIP	31	R/W	HARD_CLIP_EN	1 : Enable hard clip 0 : Disable hard clip	1'b0
			30	R/W	DF_CLIP_EN	1 : Enable final hard clip 0 : Disable final hard clip	1'b0
			29:19		Reserved		0
			18:8	R/W	HARD_CLIP_TH [10:0]	Hard clip threshold for Hard clip & Final Hard clip 11'h000 : 24dB 11'h180 : 0dB 0.0625db per step	11'h180
			7:0	R/W	POST_IDF	u[31:8], POST_IDF[7:0] u : Unused	8'h80

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x70	1	DRC_CK_ MODE	7	R/W	DRC4_PEAK	1 : Peak mode 0: RMS mode	1
			6	R/W	DRC3_PEAK	1 : Peak mode 0 : RMS mode	1
			5	R/W	DRC2_PEAK	1 : Peak mode 0 : RMS mode	1
			4	R/W	DRC1_PEAK	1 : Peak mode 0 : RMS mode	1
			3		Reserved		0
			2	R/W	dSR_DIV_SEL	0 : Auto parameter for PLL 1 : According to 0x20 setting, auto parameter is recommended	0
			1	R/W	MS_EN	1 : Master mode 0 : Slave mode	0
			0	R/W	dREF_SEL	0 : MCLK 1 : SCLK ps : if Master mode, PLL always reference MCLK	1
0x71	1	ERR_LATCH	7:4		Reserved		0
			3	R/W	OC_ERROR	1 : OC, write 0 to clear flag	0
			2	R/W	OV_ERROR	1 : OV, write 0 to clear flag	0
			1	R/W	OT_ERROR	1 : OT, write 0 to clear flag	0
			0	R/W	UV_ERROR	1 : UV, write 0 to clear flag	0

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x72	1	DRC_ENABLE	7	R/W	DRC4_N_EN	1 : DRC4 Noise gate enable 0 : DRC4 Noise gate disable	0
			6	R/W	DRC3_N_EN	1 : DRC3 Noise gate enable 0 : DRC3 Noise gate disable	0
			5	R/W	DRC2_N_EN	1 : DRC2 Noise gate enable 0 : DRC2 Noise gate disable	0
			4	R/W	DRC1_N_EN	1 : DRC1 Noise gate enable 0 : DRC1 Noise gate disable	0
			3	R/W	MB_BYPASS	0: Normal mode 1 : ByPass →When bypass, the output signal is 0	0
			2	R/W	LB_BYPASS	0: Normal mode 1 : ByPass →When bypass, the output signal is 0	0
			1	R/W	HB_BYPASS	0: Normal mode 1 : ByPass →When bypass, the output signal is 0	0
			0	R/W	FREQ_DRC_MODE	0: High band only 1: Frequency DRC Mode	0
0x73	1	SDO_SEL	7	R/W	N/A	Prohibited	1
			6:4	R/W	SDO_SEL[2:0]	001 : EQ output 010 : DRC/Mixer/Gain output 011 : Final output 100 : RMS output other : no output	3'b000
			3:2		N/A	Prohibited	2'b11
			1:0	R/W	EQ_LINK[1:0]	Link select @ REG_46 bit 5 = 1 00 : Link ALL x1 : Link 2A to 2D and 34 to 37 1x : Link 2E to 2F and 38 to 39 & Link 58 to 59 and 5A to 5B	2'b00

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x74	1	OC_LEVEL	7:6	R/W	N/A	Prohibited	2'b01
			5:4	R/W	N/A	Prohibited	2'b11
			3:2	R/W	N/A	Prohibited	2'b01
			1:0	R/W	N/A	Prohibited	2'b11
0x75	1	UVP_AD	7	R/W	N/A	Prohibited	1'b0
			6	R/W	N/A	Prohibited	1'b0
			5	R/W	N/A	Prohibited	1'b0
			4	R/W	N/A	Prohibited	0
			3:2	R/W	N/A	Prohibited	2'b00
			1:0	R/W	N/A	Prohibited	2'b00
0x76	1	DC_PROT	7	R	DC_FLAG	DC Flag report 1 : DC happen	0
			6		Reserved		0
			5:4	R/W	DC_TH[1:0]	DC threshold for DC detection 00 : No available 01 : 12.5% 10 : 18.75% 11 : 25%	2'b10
			3	R/W	N/A	Prohibited	0
			2	R/W	DC_FREQ_SEL	Select clock frequency for DC detection 0 : Prohibited 1 : 384K	1
			1	R/W	DC_TIME_SEL	Detection time 0 : 342ms 1 : 684ms	0
			0	R/W	DC_EN	1 : DC protection enable 0 : DC protection disable	0
0x77	1	EQ_GAIN_BOOST1	7:4	R/W	EQ_L_GAIN_BOOST_9_12	Control L channel bq9_bq12 gain boost	4'h0
			3:0	R/W	EQ_R_GAIN_BOOST_9_12	Control R channel bq9_bq12 gain boost	4'h0
0x78	20	MB_CH1_BQ1	159:128	R/W	MB_CH1_bq_1_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	MB_CH1_bq_1_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	MB_CH1_bq_1_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	MB_CH1_bq_1_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	MB_CH1_bq_1_a2	u[31:26], a2[25:0] u : Unused	32'h00000000

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x79	20	MB_CH1_BQ2	159:128	R/W	MB_CH1_bq_2_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	MB_CH1_bq_2_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	MB_CH1_bq_2_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	MB_CH1_bq_2_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	MB_CH1_bq_2_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x7A	20	MB_CH2_BQ1	159:128	R/W	MB_CH2_bq_1_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	MB_CH2_bq_1_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	MB_CH2_bq_1_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	MB_CH2_bq_1_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	MB_CH2_bq_1_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x7B	20	MB_CH2_BQ2	159:128	R/W	MB_CH2_bq_2_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	MB_CH2_bq_2_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	MB_CH2_bq_2_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	MB_CH2_bq_2_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	MB_CH2_bq_2_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x7C	20	HB_CH1_BQ1	159:128	R/W	HB_CH1_bq_1_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	HB_CH1_bq_1_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	HB_CH1_bq_1_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	HB_CH1_bq_1_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	HB_CH1_bq_1_a2	u[31:26], a2[25:0] u : Unused	32'h00000000

RICHTEK

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x7D	20	HB_CH1_BQ2	159:128	R/W	HB_CH1_bq_2_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	HB_CH1_bq_2_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	HB_CH1_bq_2_b2	u[31:26], b2[25:0] u : Unused	32'h00000000
			63:32	R/W	HB_CH1_bq_2_a1	u[31:26], a1[25:0] u : Unused	32'h00000000
			31:0	R/W	HB_CH1_bq_2_a2	u[31:26], a2[25:0] u : Unused	32'h00000000
0x7E	20	HB_CH2_BQ1	159:128	R/W	HB_CH2_bq_1_b0	u[31:26], b0[25:0] u : Unused	32'h00800000
			127:96	R/W	HB_CH2_bq_1_b1	u[31:26], b1[25:0] u : Unused	32'h00000000
			95:64	R/W	HB_CH2_bq_1_b2	u[31:26], b2[25:0] u: Unused	32'h00000000
			63:32	R/W	HB_CH2_bq_1_a1	u[31:26], a1[25:0] u: Unused	32'h00000000
			31:0	R/W	HB_CH2_bq_1_a2	u[31:26], a2[25:0] u: Unused	32'h00000000
0x7F	20	HB_CH2_BQ2	159:128	R/W	HB_CH2_bq_2_b0	u[31:26], b0[25:0] u: Unused	32'h00800000
			127:96	R/W	HB_CH2_bq_2_b1	u[31:26], b1[25:0] u: Unused	32'h00000000
			95:64	R/W	HB_CH2_bq_2_b2	u[31:26], b2[25:0] u: Unused	32'h00000000
			63:32	R/W	HB_CH2_bq_2_a1	u[31:26], a1[25:0] u: Unused	32'h00000000
			31:0	R/W	HB_CH2_bq_2_a2	u[31:26], a2[25:0] u: Unused	32'h00000000
0x80	1	SW_RESET	7	W	SF_RESET	Write 1 to trigger software reset →Reset the whole chip to default value, need to wait 10ms for reset completion	0
			6:0		Reserved		7'b0
0x81	1	PAD_DRV	7	R/W	N/A	Prohibited	0
			6	R/W	N/A	Prohibited	0
			5:4	R/W	N/A	Prohibited	2'b10
			3		N/A	Prohibited	0
			2	R/W	N/A	Prohibited	1
			1:0	R/W	N/A	Prohibited	2'b00

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x82	1	SDM_OPT	7	R/W	N/A	Prohibited	0
			6	R/W	N/A	Prohibited	0
			5	R/W	N/A	Prohibited	1
			4	R/W	N/A	Prohibited	1
			3:2	R/W	N/A	Prohibited	2'b10
			1:0	R/W	N/A	Prohibited	2'b01
0x83	1	CK_TEST_ MODE	7:4	R/W	N/A	Prohibited	0
			3	R/W	N/A	Prohibited	0
			2	R/W	N/A	Prohibited	0
			1	R/W	DIS_A_SEL_PU	Disable A_SEL pin pull up 1 : disable 0 : enable	0
			0	R/W	N/A	Prohibited	0
0x84	1	PBTL & SS_OPT3	7	R/W	N/A	Prohibited	1'b1
			6		Reserved		1'b0
			5	R/W	N/A	Prohibited	1'b0
			4	R/W	N/A	Prohibited	1'b1
			3	R/W	N/A	Prohibited	0
			2	R/W	D_PBTL	0 : BTL, 1 : PBTL	0
			1:0	R/W	D_NOISE_AMP[1:0]	Nosie amplitude for SSC 00 = 5KHz 01 = 10KHz 10 = 15KHz 11 = 20KHz	2'b00
0x85	1	OFFSET_ CAL1_L	7:0	R/W	N/A	Prohibited	8'h40
0x86	1	OFFSET_ CAL1_R	7:0	R/W	N/A	Prohibited	8'h40
0x87	1	OFFSET_ RPT1_L	7:0	R	N/A	Prohibited	8'h40
0x88	1	OFFSET_ RPT1_R	7:0	R	N/A	Prohibited	8'h40
0x89	1	OFFSET_ RPT2_L	7:0	R	N/A	Prohibited	8'h40
0x8A	1	OFFSET_ RPT2_R	7:0	R	N/A	Prohibited	8'h40
0x8D	1	BIST_RPT	4:0	R	N/A	Prohibited	5'h0

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x8E	1	BIST_EN	7:4		N/A	Prohibited	4'b0
			3	R	N/A	Prohibited	1'b0
			2	R	N/A	Prohibited	1'b0
			1	R	N/A	Prohibited	1'b0
			0	R/W	N/A	Prohibited	1'b0
0x8F	1	SCAN_MODE	7:0	R/W	N/A	Prohibited	8'b0
0xA2	4	DRC_NG_TH	31:0	R/W	DRC_N_T[31:0]	N_T[31:0] →DRC Noise Gate Threshold	32'hF5B3B7C6
0xA6	4	DRC4_TH	31:0	R/W	DRC4_T[31:0]	T[31:0]	32'hFDA21490
0xA7	4	DRC4_RATIO	31:0	R/W	DRC4_K[25:0]	u[31:26], K4[25:0] u : Unused	32'h03842109
0xA8	4	DRC4_ OFFSET	31:0	R/W	DRC4_O[25:0]	u[31:26], O4[25:0] u : Unused	32'h00081385
0xAC	8	DRC4_AE	63:0	R/W	DRC4 RMS AE[25:0]	u[31:26], ae[25:0] u : Unused	32'h00800000
			31:0	R/W	DRC4 RMS 1-AE[25:0]	u[31:26], (1-ae)[25:0] u : Unused	32'h00000000
0xAD	8	DRC4_AA	63:0	R/W	DRC4 GAIN AA[25:0]	u[31:26], aa[25:0] u : Unused	32'h00800000
			31:0	R/W	DRC4 GAIN 1-AA[25:0]	u[31:26], (1-aa)[25:0] u : Unused	32'h00000000
0xAE	8	DRC4_AD	63:0	R/W	DRC4 GAIN AD[25:0]	u[31:26], ad[25:0] u : Unused	32'h00800000
			31:0	R/W	DRC4 GAIN 1-AD[25:0]	u[31:26], (1-ad)[25:0] u : Unused	32'h00000000
0xAF	8	OUT_ LEVEL_A	63:0	R/W	PWM_LEVEL RMS AE[25:0]	u[31:26], rms[25:0] u : Unused	32'h00800000
			31:0	R/W	PWM_LEVEL RMS 1-AE[25:0]	u[31:26], (1-rms)[25:0] u : Unused →Formula is the same as AE /1 - AE, need to follow the AE + 1 - AE = 1 for both RMS and peak mode.	32'h00000000
0xB0	4	CH1_RMS_ RPT	31:0	R	CH1_RMS[31:0]	To read the final RMS output	0
0xB1	4	CH2_RMS_ RPT	31:0	R	CH2_RMS[31:0]	To read the final RMS output	0

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0xC0	1	GAIN_OPT	7:4		Reserved		0
			3	R/W	Final_Gain	Final gain after Hard clip 0 : 0dB 1 : 6dB	0
			2:0	R/W	GAIN_PAIR_CTRL	input decrease and output increase gain control, for increase DSP dynamic range 000 : 0dB/0dB 001 : −6dB/6dB 010 : −12dB/12dB 011 : −18dB/18dB others : −24dB/24dB	0
0xC1	1	SKIP_BQ1	7	R/W	SKIP_BQ1_L_MBAND	(register 0x78) 0 : Coefficients applied to 2 identical BQ stages 1 : Coefficients applied to 1 stage only, 1 is skipped	0
			6	R/W	SKIP_BQ2_L_MBAND	(register 0x79) 0 : Coefficients applied to 2 identical BQ stages 1 : Coefficients applied to 1 stage only, 1 is skipped	0
			5	R/W	SKIP_BQ1_R_MBAND	(register 0x7A) 0: Coefficients applied to 2 identical BQ stages 1: Coefficients applied to 1 stage only, 1 is skipped	0
			4	R/W	SKIP_BQ2_R_MBAND	(register 0x7B) 0 : Coefficients applied to 2 identical BQ stages 1 : Coefficients applied to 1 stage only, 1 is skipped	0
			3	R/W	SKIP_BQ1_L_HBAND	(register 0x7C) 0 : Coefficients applied to 2 identical BQ stages 1 : Coefficients applied to 1 stage only, 1 is skipped	0
			2	R/W	SKIP_BQ1_R_HBAND	(register 0x7E) 0 : Coefficients applied to 2 identical BQ stages 1 : Coefficients applied to 1 stage only, 1 is skipped	0

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0xC1	1	SKIP_BQ1	1	R/W	SKIP_BQ1_L_LBAND	(register 0x5C) 0 : Coefficients applied to 2 identical BQ stages 1 : Coefficients applied to 1 stage only, 1 is skipped	0
			0	R/W	SKIP_BQ1_R_LBAND	(register 0x5E) 0 : Coefficients applied to 2 identical BQ stages 1: Coefficients applied to 1 stage only, 1 is skipped	0
0xC2	1	SKIP_BQ2	7:5		Reserved		
			4	R/W	SKIP_DRC_L_HPF	L_HPF for MB and HB DRC 0 : Normal mode 1 : SKIP	0
			3	R/W	SKIP_DRC_H_LPF	H_LPF for MB DRC 0 : Normal mode 1 : SKIP	0
			2	R/W	SKIP_DRC_H_HPF	H_HPF for HB DRC 0 : Normal Mode 1 : SKIP	0
			1	R/W	SKIP_DRC_L_LPF	L_LPF for LB DRC 0 : Normal mode 1 : SKIP	0
			0	R/W	SKIP_DRC_APB	APB for LB DRC 0 : Normal mode 1 : SKIP	0
0xC3	1	EQ_L_GAIN_BOOST	7:0	R/W	EQ_L_GAIN_BOOST_1_8	Control L channel bq1_bq8 gain boost	8'h0
0xC4	1	EQ_R_GAIN_BOOST	7:0	R/W	EQ_R_GAIN_BOOST_1_8	Control R channel bq1_bq8 gain boost	8'h0
0xC5	1	DF_GAIN	7:2		N/A	Prohibited	0
			1	R/W	N/A	Prohibited	0
			0	R/W	N/A	Prohibited	0

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0xD0	1	ERR_MASK	7		Reserved		0
			6	R/W	MCLK_ERROR_mask	Fault mask for 0x2 MCLK error	1
			5	R/W	SCLK_ERROR_mask	Fault mask for 0x2 SCLK error	1
			4	R/W	LRCK_ERROR_mask	Fault mask for 0x2 LRCK error	1
			3	R/W	OC_ERROR_mask	Fault mask for 0x71 OC error	0
			2	R/W	OV_ERROR_mask	Fault mask for 0x71 OV error	0
			1	R/W	OT_ERROR_mask	Fault mask for 0x71 OT error	0
			0	R/W	UV_ERROR_mask	Fault mask for 0x71 UV error	0
0xD1	1	ERR_TYPE	7		Reserved		0
			6	R/W	MCLK_ERROR_FAULT_TYPE	Fault behavior type select. 0 : Auto recovery 1 : Latch	0
			5	R/W	SCLK_ERROR_FAULT_TYPE	Fault behavior type select. 0 : Auto recovery 1 : Latch	0
			4	R/W	LRCK_ERROR_FAULT_TYPE	Fault behavior type select. 0 : Auto recovery 1 : Latch	0
			3	R/W	OC_ERROR_FAULT_TYPE	Fault behavior type select. 0 : Auto recovery (Don't set to 0, it will cause IC damage when OC fault happen) 1 : Latch	1
			2	R/W	OV_ERROR_FAULT_TYPE	Fault behavior type select. 0 : Auto recovery 1 : Latch	0
			1	R/W	OT_ERROR_FAULT_TYPE	Fault behavior type select. 0 : Auto recovery 1 : Latch	0
			0	R/W	UV_ERROR_FAULT_TYPE	Fault behavior type select. 0 : Auto recovery 1 : Latch	0
0xF0	1	DIG_TEST1	7:0	R/W	N/A	Prohibited	0

RICHTEK

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0xF1	1	DIG_TEST2	7:0	R	N/A	Prohibited	8'h0
0xF2	1	DIG_TEST3	7:0	R/W	N/A	Prohibited	8'h0
0xF3	1	DIG_TEST4	7	R	N/A	Prohibited	0
			6:2		N/A	Prohibited	0
			1	R/W	N/A	Prohibited	0
			0	R/W	N/A	Prohibited	0
0xF4	1	DIG_TEST5	7:4		N/A	Prohibited	0
			3	R/W	N/A	Prohibited	0
			2:0	R/W	N/A	Prohibited	2'b10

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 150°C. The junction-to-ambient thermal resistance, θ_{JA}, is highly package dependent. For a VQFN-28L 4x5 package, the thermal resistance, θ_{JA}, is 27.4°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at T_A = 25°C can be calculated as below :

$$P_{D(MAX)} = (150°C - 25°C) / (27.4°C/W) = 4.56W \text{ for a}$$
VQFN-28L 4x5 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA}. The derating curves in Figure 5 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.


Figure 5. Derating Curve of Maximum Power Dissipation

Layout Guide

▸ Place the decoupling capacitors as close as possible to the PVCC and GND, then use shortest trace to link these capacitors, and use more vias for GND link to GND layer to reduce parasitic inductance and resistance. The trace width is 30 mil at least.


▸ The VR_DIG VR_ANA and GVDD decoupling capacitors must be placed as close to the IC as possible.

The decoupling capacitors must be placed as close to the IC as possible

The decoupling capacitors must be placed as close to the IC as possible

▸ Place the decoupling capacitors as close as possible to the DVDD and DVSS Pin, AVCC and AVSS Pin for achieving good audio quality, The trace width of DVDD is 6 mil at least and The trace width of AVCC is 30 mil at least.


Place the decoupling capacitors as close as possible to the DVDD and DVSS Pin for achieving good audio quality.

Place the decoupling capacitors as close as possible to the AVCC and AVSS Pin for achieving good audio quality.

▸ The traces of VOUTPL VOUTNL VOUTPR and VOUTNR should be kept equal width and length respectively, and Bootstrap supply to Lx capacitance required close to the IC.

Bootstrap supply to Lx capacitance required close to the IC

Bootstrap supply to Lx capacitance required close to the IC

▸ If possible, coplanar ground fill on both sides for differential pair of speaker out shielding

Outline Dimension

DETAIL A

Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	**Max**	**Min**	**Max**
A	0.800	1.000	0.031	0.039
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.180	0.300	0.007	0.012
D	3.900	4.100	0.154	0.161
D2	2.600	2.700	0.102	0.106
E	4.900	5.100	0.193	0.201
E2	3.600	3.700	0.142	0.146
e	0.500		0.020	
L	0.350	0.450	0.014	0.018

V-Type 28L QFN 4x5 Package

Footprint Information

Package	Number of Pin	Footprint Dimension (mm)									Tolerance
		P	Ax	Ay	Bx	By	C	D	Sx	Sy	
V/W/U/XQFN4*5-28	28	0.50	4.80	5.80	3.10	4.10	0.85	0.30	2.65	3.65	±0.05

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

RICHTEK