# **10-Bit Monitor and Control System with ADC,<br>DEVICES DEVICES DRAGES DEVICES** DACs, Temperature Sensor, and GPIOs

# Data Sheet **[AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf)**

#### <span id="page-0-0"></span>**FEATURES**

### **FUNCTIONAL BLOCK DIAGRAM**



#### <span id="page-0-1"></span>**APPLICATIONS**

**Base station power amplifier (PA) monitoring and control RF control loops Optical communication system control General-purpose system monitoring and control**

#### <span id="page-0-3"></span>**GENERAL DESCRIPTION**

Th[e AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) contains all the functionality required for generalpurpose monitoring of analog signals and control of external devices, integrated into a single-chip solution. Th[e AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) features an 8-channel, 10-bit SAR ADC, four 10-bit DACs, a ±1°C accurate internal temperature sensor, and 12 GPIOs to aid system monitoring and control.

The 10-bit, high speed, low power successive approximation register (SAR) ADC is designed to monitor a variety of singleended input signals. Differential operation is also available by configuring VIN0 and VIN1 to operate as a differential pair.

The [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) offers a register programmable ADC sequencer, which enables the selection of a programmable sequence of channels for conversion.

<span id="page-0-2"></span>

10660-001

Four 10-bit digital-to-analog converters (DACs) provide outputs from 0 V to 5 V. An internal, high accuracy, 1.25 V reference provides a separately buffered reference source for both the ADC and the DACs.

A high accuracy band gap temperature sensor is monitored and digitized by the 10-bit ADC to give a resolution of 0.03125°C. The [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) also features built-in limit and alarm functions.

The [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) is a highly integrated solution offered in a 36-lead LFCSP package with an operating temperature range of −40°C to  $+125$ °C.

#### **Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD7292.pdf&page=%201&product=AD7292&rev=A)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2012–2014 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

# TABLE OF CONTENTS



### <span id="page-1-0"></span>**REVISION HISTORY**

#### **9/14—Rev. 0 to Rev. A**







**10/12—Revision 0: Initial Version**

## <span id="page-2-0"></span>**SPECIFICATIONS**

### <span id="page-2-1"></span>**ADC SPECIFICATIONS**

 $AV_{DD} = 4.75 V$  to 5.25 V,  $DV_{DD} = 1.8 V$  to 5.25 V,  $V_{REF} = 1.25 V$  internal,  $V_{DRIVE} = 1.8 V$  to 5.25 V,  $A_{GND} = 0 V$ ,  $T_A = -40°C$  to +125°C, unless otherwise noted. Specifications apply to single-ended mode only, unless otherwise noted.



<span id="page-3-1"></span>



<sup>1</sup> Specifications also apply to differential mode.

### <span id="page-3-0"></span>**DAC SPECIFICATIONS**

 $AV_{DD} = 4.75 V$  to 5.25 V,  $DV_{DD} = 1.8 V$  to 5.25 V,  $V_{REF} = 1.25 V$  internal,  $V_{DRIVE} = 1.8 V$  to 5.25 V,  $A_{GND} = 0 V$ ,  $T_A = -40°C$  to +125°C, unless otherwise noted.





<sup>1</sup> The DAC buffer output level is undefined until 30 µs after all supplies reach their minimum specified operating voltages.

#### <span id="page-4-0"></span>**GENERAL SPECIFICATIONS**

 $AV_{DD} = 4.75 V$  to 5.25 V,  $DV_{DD} = 1.8 V$  to 5.25 V,  $V_{REF} = 1.25 V$  internal,  $V_{DRIVE} = 1.8 V$  to 5.25 V,  $A_{GND} = 0 V$ ,  $T_A = -40°C$  to +125°C, unless otherwise noted.



#### <span id="page-4-1"></span>**TEMPERATURE SENSOR SPECIFICATIONS**

 $AV_{DD} = 4.75$  V to 5.25 V,  $DV_{DD} = 1.8$  V to 5.25 V,  $V_{REF} = 1.25$  V internal,  $V_{DRIVE} = 1.8$  V to 5.25 V,  $A_{GND} = 0$  V,  $T_A = -40$ °C to +125°C, unless otherwise noted.





#### <span id="page-5-0"></span>**TIMING SPECIFICATIONS**

 $AV_{DD} = 4.75$  V to 5.25 V,  $DV_{DD} = 1.8$  V to 5.25 V,  $V_{REF} = 1.25$  V internal,  $V_{DRIVE} = 1.8$  V to 5.25 V,  $A_{GND} = 0$  V,  $C_L = 27$  pF,  $T_A = -40$ °C to  $+125^{\circ}$ C, unless otherwise noted.<sup>1</sup>

#### <span id="page-5-1"></span>**Table 5.**



 $^{\rm 1}$  Sample tested during initial release to ensure compliance. All input signals are specified with t $_{\rm R}$  = t $_{\rm F}$  = 5 ns (10% to 90% of V $_{\rm DRWE}$ ).

<sup>2</sup> For  $V_{DRIVE} = 2.5 V$ ,  $f_{SCLK} = 22 MHz$  maximum.

 $^3$  Time required for the output to cross 0.2 × V $_{\tt{ONVE}}$  and 0.8 × V $_{\tt{ONVE}}$  when V $_{\tt{ONVE}}$  = 1.8 V; time required for the output to cross 0.3 × V $_{\tt{ONVE}}$  and 0.7 × V $_{\tt{ONVE}}$  = 2.7 V to 5.25 V. 4 Guaranteed by design.

#### **Timing Diagram**



Figure 2. Serial Interface Timing Diagram

## <span id="page-6-0"></span>ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

#### **Table 6.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### <span id="page-6-1"></span>**THERMAL RESISTANCE**

#### **Table 7. Thermal Resistance**



#### <span id="page-6-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-7-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



**Table 8. Pin Function Descriptions** 



# Data Sheet **AD7292**



## <span id="page-9-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. ADC FFT, 200 kSPS,  $f_{IN} = 10$  kHz, Single-Ended Mode

10660-004









Figure 7. ADC FFT, 200 kSPS,  $f_{IN} = 10$  kHz, Differential Mode



Figure 8. Typical ADC INL, Differential Mode



## Data Sheet **AD7292**









Figure 25. DAC Gain Error vs. Temperature







Figure 27. Reference Voltage vs. Temperature





Figure 24. DAC Output Voltage vs. Load Current (Midscale)



Figure 28. Temperature Sensor Error vs. Temperature



Figure 30. Total Supply Current vs. Throughput Rate



## <span id="page-14-0"></span>THEORY OF OPERATION **ANALOG INPUTS**

<span id="page-14-1"></span>The [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) has eight analog input channels. By default, these channels are configured as single-ended inputs. Differential operation is also available by configuring VIN0 and VIN1 to operate as a differential pair.

#### **Single-Ended Mode**

In applications where the signal source has high impedance, it is recommended that the analog input be buffered before it is applied to the ADC.

The analog input range is programmed to one of these values: 0 V to  $V_{REF}$ , 0 V to 2  $\times$  V<sub>REF</sub>, or 0 V to 4  $\times$  V<sub>REF</sub>. For information about programming the input range, see the [VIN RANGE0 and](#page-23-0)  [VIN RANGE1 Subregisters \(Address 0x10 and Address 0x11\)](#page-23-0)  section.

In 0 V to  $2 \times V_{REF}$  mode, the input is scaled by a factor of 2 before the conversion takes place. In 0 V to  $4 \times V_{REF}$  mode, the input is scaled by a factor of 4 before the conversion takes place. Note that the voltage with respect to A<sub>GND</sub> on the ADC analog input pins cannot exceed AV<sub>DD</sub>.

If the analog input signal to be sampled is bipolar, the internal reference of the ADC can be used to externally bias this signal up so that it is correctly formatted for the ADC[. Figure 31](#page-14-2) shows a typical connection diagram when operating the ADC in singleended mode with a bipolar ±0.625 V input signal.



Figure 31. Interfacing to a Bipolar Input Signal

#### <span id="page-14-2"></span>**Differential Mode**

The [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) can be configured to have one differential analog input pair (VIN0 and VIN1). Differential signals have some benefits over single-ended signals, including noise immunity based on the common-mode rejection of the device and improvements in distortion performance. [Figure 32](#page-14-3) shows the fully differential analog input of th[e AD7292.](http://www.analog.com/AD7292?doc=AD7292.pdf) 



Figure 32. Differential Analog Input

<span id="page-14-3"></span>The amplitude of the differential signal is the difference between the signals applied to the input pins of the differential pair, VIN0 and VIN1. The resulting converted data is stored in straight binary format in the ADC data register. VIN0 and VIN1 should be simultaneously driven by two signals that are 180° out of phase; each signal should be of maximum amplitude  $V_{REF}$ ,  $2 \times V_{REF}$ , or  $4 \times V_{REF}$ , depending on the selected range.

Therefore, if the  $0 \nabla$  to  $V_{REF}$  range is selected, the amplitude of the differential signal is  $-V_{REF}$  to +V<sub>REF</sub> peak-to-peak (2  $\times$  V<sub>REF</sub>), regardless of the common-mode voltage  $(V_{CM})$ .

The common-mode voltage is the average of the two signals.

$$
V_{CM} = (V_{IN+} + V_{IN-})/2
$$

The common-mode voltage is, therefore, the voltage on which the two inputs are centered; the resulting span for each input is  $V_{CM}$  ±  $V_{REF}/2$ . This voltage must be set up externally. When the inputs are driven with an amplifier, the actual common-mode range is determined by the output voltage swing of the amplifier and the input common-mode range of the [AD7292.](http://www.analog.com/AD7292?doc=AD7292.pdf) The commonmode voltage must be in this range to guarantee the functionality of the [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) (se[e Figure 33\)](#page-14-4). When a conversion takes place, the common-mode voltage is rejected, resulting in a virtually noise-free signal of amplitude  $-V_{REF}$  to + $V_{REF}$ .



<span id="page-14-4"></span>Figure 33. Common-Mode Voltage (Dependent on Input Range)

### <span id="page-15-0"></span>**ADC TRANSFER FUNCTIONS**

The output coding of the [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) is 10-bit straight binary for the analog input channels. The designated code transitions occur at successive LSB values.

To select the input range, set the appropriate bits in the VIN RANGE1 and VIN RANGE0 subregisters of the configuration register bank (se[e Table 10\)](#page-15-1).

The LSB size depends on the input range selected (see [Table 9\)](#page-15-2).

<span id="page-15-2"></span>

The ideal transfer function for the [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) when operating with an input range of 0 V to  $V_{REF}$  is shown in Figure 34.



<span id="page-15-1"></span>**Table 10. Analog Input Range Selection**

<sup>1</sup> For more information, see the ADC Sampling Mode [Subregister \(Address 0x12\)](#page-24-0) section.

<sup>2</sup> The contents of the VIN RANGE0 and VIN RANGE1 subregisters are ignored when th[e AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) is configured to sample with respect to AV<sub>DD</sub>; the only input range allowed when sampling with respect to AV<sub>DD</sub> is from (AV<sub>DD</sub> − 4 × V<sub>REF</sub>) to AV<sub>DD</sub>.



Figure 34. Straight Binary Transfer Characteristic Corresponding to Single-Ended Input Range of 0 V to VREF

<span id="page-15-3"></span>Table 11. Output Codes and Ideal Input Voltages  $(AV_{DD} = 5 V)$ 

	<b>Analog Input Range</b>							
	<b>Single-Ended Mode of Operation</b>				<b>Differential Mode of Operation</b>			
<b>Description</b>	0 V to $4 \times V_{REF}$	0 V to $2 \times V_{REF}$	0 V to $V_{\text{REF}}$	$(AV_{DD} - 4 \times V_{REF})$ to $AV_{DD}$	$-4 \times V_{REF}$ to $+4 \times V_{REF}$	$-2 \times V_{REF}$ to $+2 \times V_{REF}$	$-V_{REF}$ to $+V_{REF}$	<b>Digital Output</b> Code (Hex)
$+FSR - 1LSB$	4.995117V	2.497559 V	.248779V	4.995117V	4.990234 V	2.495117V	1.247559 V	0x3FF
Midscale $+1$ LSB	2.504883 V	1.252441 V	0.626221 V	2.504883 V	0.009766 V	0.004883 V	0.002441 V	0x201
Midscale	2.5V	1.25V	0.625V	2.5V	0V	0V	0V	0x200
Midscale $-1$ LSB	2.495117V	1.247559 V	0.623779 V	2.495117V	$-0.009766$ V	$-0.004883V$	$-0.002441$ V	0x1FF
$-FSR + 1 LSB$	0.004883 V	0.002441 V	0.001221 V	0.004883 V	4.995117V	$-2.495117V$	$-1.247559V$	0x001
$-FSR$	0V	0V	0V	0 V	$-5V$	$-2.5V$	$-1.25V$	0x000

### <span id="page-16-0"></span>**TEMPERATURE SENSOR**

Th[e AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) contains one local temperature sensor. The on-chip, band gap temperature sensor measures the temperature of the [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) die. The temperature sensor input gathers data and computes a value over a period of several hundred microseconds. The temperature measurement takes place continuously in the background, leaving the user free to perform conversions on the other channels.

After a temperature value is computed, a signal passes to the control logic to initiate a conversion automatically. If an ADC conversion is in progress, the temperature sensor conversion is performed as soon as the ADC conversion is completed. If the ADC is idle, the temperature sensor conversion takes place immediately.

The TSENSE conversion result register stores the result of the last conversion on the temperature channel; this result can be read at any time provided that the temperature sensor is enabled via the temperature sensor subregister within the configuration register bank (see th[e Temperature Sensor Subregister \(Address 0x20\)](#page-27-0) section).

Temperature readings from the ADC are stored in the TSENSE conversion result register. Results are in 14-bit straight binary format and accommodate both positive and negative temperature measurements. Bit D0 and Bit D1 hold alert flags; Bit D2 stores the LSB, which corresponds to 0.03125°C if the digital filter is enabled.

[Table 12](#page-16-3) provides examples of temperature sensor data. An output of all 0s is equal to −256°C; this value is output by the [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) until the first measurement is completed. Note that when digital filtering is disabled, Bit D3 and Bit D2 of the  $T_{\text{SENSE}}$  conversion result register are set to 0, producing a 12-bit straight binary result with an LSB of  $0.125^{\circ}$ C. When the TSENSE conversion result is read via the ADC data register (Address 0x01), the temperature sensor result is a 10-bit result with an LSB that equates to 0.5°C.

#### <span id="page-16-3"></span>**Table 12. Temperature Sensor Data Format**



#### <span id="page-16-1"></span>**DAC OPERATION**

The four DACs of the [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) provide digital control with 10 bits of resolution. DAC outputs VOUT0 to VOUT3 feature an output voltage range up to 5 V (LSB of 4.88 mV).

The DAC output buffer can be controlled via software using the GPIO2/DAC DISABLE0 and GPIO4/DAC DISABLE1 subregisters within the configuration register bank, or via hardware using the GPIO2/DAC DISABLE0 and GPIO4/DAC DISABLE1 pins.

#### <span id="page-16-2"></span>**DIGITAL I/O PINS**

To aid in system monitoring, th[e AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) features 12 digital I/O pins. All 12 pins can be configured as GPIO pins. Six of the digital I/O pins can be configured for other functionality; on power-up, the non-GPIO functionality of these six pins is enabled by default. For more information, see th[e Digital Output Driver Subregister](#page-21-0)  [\(Address 0x01\)](#page-21-0) section and th[e Digital I/O Function Subregister](#page-21-1)  [\(Address 0x02\) s](#page-21-1)ection.

#### **GPIO0/ALERT0 and GPIO1/ALERT1 Pins**

When Pin 27 and Pin 26 (GPIO0/ALERT0 and GPIO1/ALERT1, respectively) are configured as alert pins, they act as out-of-range indicators that become active when the selected conversion result exceeds the high or low limit stored in the alert limits register bank. The polarity of the alert output pins can be set to active high or active low via the general subregister within the configuration register bank (see the [General Subregister \(Address 0x08\)](#page-22-0) section).

#### **GPIO2/DAC DISABLE0 and GPIO4/DAC DISABLE1 Pins**

When Pin 25 and Pin 23 (GPIO2/DAC DISABLE0 and GPIO4/ DAC DISABLE1, respectively) are configured as DAC disable pins, they can be used to power down the selected DAC outputs, as determined by the contents of the GPIO2/DAC DISABLE0 and GPIO4/DAC DISABLE1 subregisters within the configuration register bank. For more information, see the [GPIO2/DAC](#page-28-2)  [DISABLE0 and GPIO4/DAC DISABLE1 Subregisters \(Address](#page-28-2) 0x30 [and Address 0x31\)](#page-28-2) section.

#### **GPIO3/LDAC Pin**

When Pin 24 (GPIO3/LDAC) is configured as an LDAC pin, the DAC registers are updated when this input pin is taken high.

#### **GPIO6/BUSY Pin**

Pin 21 (GPIO6/BUSY) can be configured as a general-purpose input/output or as a busy output pin. When configured as a busy output pin, this pin transitions high when a conversion starts and remains high until the conversion is completed.

## <span id="page-17-0"></span>SERIAL PORT INTERFACE (SPI)

The [AD7292 s](http://www.analog.com/AD7292?doc=AD7292.pdf)erial port interface (SPI) allows the user to configure the device for specific functions and operations through an internal structured register space. The interface consists of four signals:  $\overline{CS}$ , SCLK, DIN, and DOUT. The SPI reference level is set by Pin 5 (VDRIVE) to a level in the range of 1.8 V to 5.25 V.

SCLK is the serial clock input for the device; all data transfers on DIN or DOUT take place with respect to SCLK. The chip select input pin (CS) is an active low control that initiates the data transfer and conversion process.

Data is clocked into the [AD7292 o](http://www.analog.com/AD7292?doc=AD7292.pdf)n the SCLK falling edge. Data is loaded into the device MSB first. The length of each frame can vary and depends on the command being sent. Data is clocked out of the [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) on DOUT in the same frame as the read command, on the rising edge of SCLK while CS is low. When  $\overline{CS}$  is high, the SCLK and DIN signals are ignored and the DOUT line becomes high impedance.

#### <span id="page-17-1"></span>**INTERFACE PROTOCOL**

When reading from or writing to th[e AD7292,](http://www.analog.com/AD7292?doc=AD7292.pdf) the first byte contains the address pointer (see [Table 13\)](#page-17-2). Bit D7 and Bit D6 of the address pointer are the read and write bits, respectively. Bit D5 to Bit D0 of the address pointer specify the register address for the read or write operation. A register can be simultaneously read from and written to by setting both Bit D7 and Bit D6 to 1.

<span id="page-17-2"></span>

After the address pointer, subsequent data for writing to the part is supplied in bytes (see [Figure 36\)](#page-17-3). Some registers are located within register banks and, therefore, require both a pointer address and a subpointer address. The subpointer address is specified in the first byte following the pointer address (se[e Figure 37\)](#page-18-0). [Figure 36 t](#page-17-3)hroug[h Figure 38 s](#page-18-1)how the read and write data formats. These figures show read operations; for a write to a register or subregister, the write bit is set and the DOUT line remains high impedance.

If neither the read nor write bit is set (Bit D7 and Bit D6 of the address pointer are set to 0), the address pointer is updated but no data is read or written. Note that writing this command also reinitializes the ADC sequencer (see the [ADC Conversion](#page-34-0)  [Control s](#page-34-0)ection).

On completion of a read or write, the [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) is ready to accept a new pointer address; alternatively, the CS pin can be taken high to terminate the operation.



<span id="page-17-3"></span>Figure 36. Accessing a 16-Bit Register

10660-044



<span id="page-18-1"></span>**1PROVIDED THE READ BIT IS SET.**

<span id="page-18-0"></span>**DOUT**

**DOUT [D15:D0]1**

Figure 38. Accessing a 16-Bit Subregister Within a Register Bank

## <span id="page-19-0"></span>REGISTER STRUCTURE

The [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) contains internal registers that store conversion results, high and low conversion limits, and information to configure and control the device (see [Figure 39\)](#page-19-1). Each register has an address; the address pointer register points to the address when communicating with the register. Some registers and subregisters contain reserved bits. The [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) allows either a 0 or a 1 to be written to these reserved bits.



<span id="page-19-1"></span>Figure 39[. AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) Register Structure

[Table 14](#page-19-2) lists each register and specifies whether the register has read access or read and write access.

<span id="page-19-2"></span>**Table 14[. AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) Registers**

			Data
<b>Address</b>	<b>Register Name</b>	Access <sup>1</sup>	Format
0x00	Vendor ID register	R	Figure 36
0x01	ADC data register	R	Figure 36
0x03	ADC sequence register	R/W	Figure 36
0x05	Configuration register bank	R/W	Figure 38
0x06	Alert limits register bank	R/W	Figure 38
0x07	Alert flags register bank	R/W	Figure 38
0x08	Minimum and maximum register bank	R/W	Figure 38
0x09	Offset register bank	R/W	Figure 37
0x0A	DAC buffer enable register	R/W	Figure 36
0x0B	GPIO register	R/W	Figure 36
0x0E	Conversion command <sup>2</sup>	N/A	N/A
0x10	ADC conversion result register, Channel 0	R	Figure 36
0x11	ADC conversion result register, Channel 1	R	Figure 36
0x12	ADC conversion result register, Channel 2	R	Figure 36
0x13	ADC conversion result register, Channel 3	R	Figure 36
0x14	ADC conversion result register, Channel 4	R	Figure 36
0x15	ADC conversion result register, Channel 5	R	Figure 36
0x16	ADC conversion result register, Channel 6	R	Figure 36
0x17	ADC conversion result register, Channel 7	R	Figure 36
0x20	T <sub>SENSE</sub> conversion result register	R	Figure 36
0x30	DAC Channel 0 register	R/W	Figure 36
0x31	DAC Channel 1 register	R/W	Figure 36
0x32	DAC Channel 2 register	R/W	Figure 36
0x33	DAC Channel 3 register	R/W	Figure 36

<sup>1</sup> R is read only; R/W is read/write.

<sup>2</sup> See th[e ADC Conversion Command s](#page-34-1)ection for more information.

## <span id="page-20-0"></span>REGISTER DESCRIPTIONS **VENDOR ID REGISTER (ADDRESS 0x00)**

<span id="page-20-1"></span>The 16-bit, read-only vendor ID register stores the Analog Devices vendor ID, 0x0018. The vendor ID register is provided to identify th[e AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) to an SPI master such as a microcontroller.

#### <span id="page-20-2"></span>**ADC DATA REGISTER (ADDRESS 0x01)**

The 16-bit, read-only ADC data register provides read access to the most recent ADC conversion result. This register provides 10 bits of conversion data, four channel identifier bits, and two alert bits (see th[e ADC Conversion Control](#page-34-0) section).

### <span id="page-20-3"></span>**ADC SEQUENCE REGISTER (ADDRESS 0x03)**

The 16-bit, read/write ADC sequence register allows the user to specify a preprogrammed sequence of ADC channels for conversion. The ADC converts on each of the specified ADC channels in turn. For more information, see th[e ADC Conversion Control](#page-34-0) section[. Table 16](#page-20-5) describes the register bit functions. Bit D15 is the first bit in the data stream. On power-up, the ADC sequence register contains all 0s by default.

Temperature sensor results can be inserted into the sequence by writing a 1 to Bit D8 of the ADC sequence register, provided that the temperature sensor has been enabled in the temperature sensor subregister within the configuration register bank (see the [Temperature Sensor Subregister \(Address 0x20\)](#page-27-0) section).

#### <span id="page-20-5"></span>**Table 16. ADC Sequence Register, Bit Function Descriptions**

#### <span id="page-20-4"></span>**CONFIGURATION REGISTER BANK (ADDRESS 0x05)**

The configuration register bank subregisters are listed i[n Table 15.](#page-20-6)  On power-up, the subregisters within the configuration register bank contain all 0s by default.

<span id="page-20-6"></span>



<sup>1</sup> All subregisters in the configuration register bank are read/write.



#### <span id="page-21-0"></span>**Digital Output Driver Subregister (Address 0x01)**

The 16-bit digital output driver subregister enables the output drivers of the digital I/O pins. Setting Bits[D11:D0] to 1 enables the corresponding digital I/O output driver. Six of the 12 digital I/O pins offer mixed functionality (see [Table 18\)](#page-21-2). When a digital I/O pin is configured as a GPIO pin and its output is enabled, its value is controlled by the GPIO register (see the [GPIO Register](#page-32-1) [\(Address 0x0B\)](#page-32-1) section).

#### <span id="page-21-1"></span>**Digital I/O Function Subregister (Address 0x02)**

Six of the 12 GPIO pins offer dual functionality. To enable standard GPIO functionality, write a 1 to the corresponding bit in the 16-bit digital I/O subregister. To enable the alternative functionality, write a 0 to the appropriate bit (se[e Table 18\)](#page-21-2). For example, to configure the GPIO6/BUSY pin as an ADC busy pin, write a 0 to Bit D6 of Address 0x02.



#### **Table 17. Digital Output Driver Subregister, Bit Function Descriptions**

#### <span id="page-21-2"></span>**Table 18. Digital I/O Function Subregister, Bit Function Descriptions**



#### <span id="page-22-0"></span>**General Subregister (Address 0x08)**

When the GPIO2/DAC DISABLE0 and GPIO4/DAC DISABLE1 pins are configured as DAC disable pins (via the digital I/O function subregister), Bits[D2:D1] of the 16-bit general subregister control the power disable mode of these two pins[. Table 19](#page-22-1) shows the four power disable modes. The GPIO2/DAC DISABLE0 and GPIO4/DAC DISABLE1 subregisters determine which DAC outputs are controlled by the GPIO2/DAC DISABLE0 and GPIO4/ DAC DISABLE1 pins (se[e Table 29](#page-28-1) and [Table 30\)](#page-28-0).

Bit D5 and Bit D4 of the general subregister are used to configure the polarity of the ALERT output pins when the GPIO1/ALERT1 and GPIO0/ALERT0 pins are configured as alert outputs (see the [Digital Output Driver Subregister \(Address 0x01\)](#page-21-0) section and the [Digital I/O Function Subregister \(Address 0x02\)](#page-21-1) section).

Bit D8 is used to select the source of the voltage reference used for th[e AD7292.](http://www.analog.com/AD7292?doc=AD7292.pdf) When this bit is set to 1, the external reference is used. When this bit is set to 0, the internal reference is used.



#### <span id="page-22-1"></span>**Table 19. General Subregister, Bit Function Descriptions**

#### <span id="page-23-0"></span>**VIN RANGE0 and VIN RANGE1 Subregisters (Address 0x10 and Address 0x11)**

The 16-bit VIN RANGE0 and VIN RANGE1 subregisters specify a divide-by-2 factor for each analog input channel, VIN0 to VIN7. A divide-by-2 factor from both the VIN RANGE0 and VIN RANGE1 subregisters can be applied to each channel; that is, setting Bit D0 of VIN RANGE1 and Bit D0 of VIN RANGE0 enables a divide-by-4 factor for the VIN0 input range. The settings of the VIN RANGE0 and VIN RANGE1 bits are ignored if samples are with respect to AV<sub>DD</sub> (see the ADC Sampling Mode [Subregister \(Address 0x12\)](#page-24-0) section).



#### **Table 20. VIN RANGE0 and VIN RANGE1 Subregisters, Bit Function Descriptions (Default = 0)**

#### <span id="page-23-1"></span>**Table 21. Analog Input Range Selection**



<span id="page-24-0"></span>[Table 22](#page-24-1) lists the bit function descriptions for the 16-bit ADC sampling mode subregister. Bit D0 allows the user to enable differential input mode for analog input channels VIN0 and VIN1. When enabled and converting on VIN0, the differential input to the ADC is (VIN0, VIN1). When enabled and converting on VIN1, the differential input to the ADC is (VIN1, VIN0). To use differential mode, Bit D0 must be set to 1.

Bits[D15:D8] specify whether the corresponding analog input, VIN7 to VIN0, is measured with respect to  $AV_{DD}$  or  $A_{GND}$ .

<span id="page-24-1"></span>**Table 22. ADC Sampling Mode Subregister, Bit Function Descriptions (Default = 0)**

<b>Bits</b>	<b>Bit Name</b>	R/W	<b>Description</b>
D <sub>15</sub>	VIN7 sampling mode	R/W	This bit specifies whether VIN7 is measured with respect to AV <sub>DD</sub> or A <sub>GND</sub> . $0 =$ sample with respect to AV <sub>DD</sub> .
			$1 =$ sample with respect to $A_{GND}$ .
D <sub>14</sub>	VIN6 sampling mode	R/W	This bit specifies whether VIN6 is measured with respect to AV <sub>DD</sub> or A <sub>GND</sub> .
			$0 =$ sample with respect to AV <sub>DD</sub> .
			1 = sample with respect to $A_{GND}$ .
D <sub>13</sub>	VIN5 sampling mode	R/W	This bit specifies whether VIN5 is measured with respect to AV <sub>DD</sub> or A <sub>GND</sub> . $0 =$ sample with respect to AV <sub>DD</sub> .
			$1 =$ sample with respect to $AGND$ .
D <sub>12</sub>	VIN4 sampling mode	R/W	This bit specifies whether VIN4 is measured with respect to AV <sub>DD</sub> or A <sub>GND</sub> .
			$0 =$ sample with respect to AV <sub>DD</sub> .
			$1 =$ sample with respect to $A_{GND}$ .
D11	VIN3 sampling mode	R/W	This bit specifies whether VIN3 is measured with respect to AV <sub>DD</sub> or A <sub>GND</sub> .
			$0 =$ sample with respect to AV <sub>DD</sub> .
			$1 =$ sample with respect to A <sub>GND</sub> .
D <sub>10</sub>	VIN2 sampling mode	R/W	This bit specifies whether VIN2 is measured with respect to AV <sub>DD</sub> or A <sub>GND</sub> .
			$0 =$ sample with respect to AV <sub>DD</sub> .
			$1 =$ sample with respect to $A_{GND}$ .
D <sub>9</sub>	VIN1 sampling mode	R/W	This bit specifies whether VIN1 is measured with respect to AV <sub>DD</sub> or A <sub>GND</sub> .
			$0 =$ sample with respect to AV <sub>DD</sub> .
			$1 =$ sample with respect to $A_{GND}$ .
D <sub>8</sub>	VIN0 sampling mode	R/W	This bit specifies whether VIN0 is measured with respect to AV <sub>DD</sub> or A <sub>GND</sub> .
			$0 =$ sample with respect to AV <sub>DD</sub> .
			$1 =$ sample with respect to $AGND$ .
[D7:D1]	Reserved	R/W	Reserved.
D <sub>0</sub>	VINO/VIN1 differential mode	R/W	This bit specifies whether VINO and VIN1 function as two single-ended inputs or as a differential pair.
			$0 =$ single-ended mode.
			$1 =$ differential mode.

#### <span id="page-25-1"></span>**VIN Filter Subregister (Address 0x13)**

The 16-bit VIN filter subregister enables digital filtering of the analog inputs channels. The digital filter consists of a simple low-pass filter function to help reduce unwanted noise on dc signals. Writing a 1 to Bits[D7:D0] in this subregister enables digital filtering of the corresponding analog input channel (see [Table 23\)](#page-25-0). On power-up, the VIN filter subregister contains all 0s by default.

#### **Conversion Delay Control Subregister (Address 0x14)**

The 16-bit conversion delay control subregister is used to delay the start (including the sample point) of a conversion. The delay is a count of internal ADC clocks following the falling SCLK signal that triggers the start of a conversion.

For example, if the conversion delay control subregister holds the value 0x0003, three ADC clocks are counted before the ADC enters hold mode and the conversion begins. The ADC clock has a period of 40 ns typically.

If the conversion delay control subregister is set to a nonzero value N, the ADC waits for the programmed number of ADC clock periods (N) after a conversion is triggered before sampling the input. If the register holds the default value of 0, there is no delay, and the conversion is started from the falling SCLK that triggers the start of the conversion. When using the conversion delay, the conversion is extended by  $N + 1$  clocks.

<span id="page-25-0"></span>**Table 23. VIN Filter Subregister, Bit Function Descriptions**

<b>Bits</b>	<b>Bit Name</b>	R/W	<b>Description</b>
[D15:D8]	Reserved	R/W	Reserved
D7	Enable digital filtering of VIN7	R/W	$0 =$ disable digital filtering of VIN7 $=$ enable digital filtering of VIN7
D <sub>6</sub>	Enable digital filtering of VIN6	R/W	$0 =$ disable digital filtering of VIN6 $=$ enable digital filtering of VIN6
D <sub>5</sub>	Enable digital filtering of VIN5	R/W	$0 =$ disable digital filtering of VIN5 $=$ enable digital filtering of VIN5
D <sub>4</sub>	Enable digital filtering of VIN4	R/W	$0 =$ disable digital filtering of VIN4 $=$ enable digital filtering of VIN4
D <sub>3</sub>	Enable digital filtering of VIN3	R/W	$0 =$ disable digital filtering of VIN3 $=$ enable digital filtering of VIN3
D <sub>2</sub>	Enable digital filtering of VIN2	R/W	$0 =$ disable digital filtering of VIN2 $=$ enable digital filtering of VIN2
D <sub>1</sub>	Enable digital filtering of VIN1	R/W	$0 =$ disable digital filtering of VIN1 $=$ enable digital filtering of VIN1
D <sub>0</sub>	Enable digital filtering of VINO	R/W	$0 =$ disable digital filtering of VINO $=$ enable digital filtering of VIN0





#### **VIN ALERT0 Routing and VIN ALERT1 Routing Subregisters (Address 0x15 and Address 0x16)**

The 16-bit VIN ALERT0 and VIN ALERT1 subregisters enable the routing of alerts from the analog input channels, VIN0 to VIN7, to the GPIO0/ALERT0 and GPIO1/ALERT1 pins (see [Table 25](#page-26-0) and [Table 26.](#page-26-1) 

For information about how to configure the GPIO0/ALERT0 and GPIO1/ALERT1 pins as alert pins, see th[e Digital I/O](#page-21-1)  [Function Subregister \(Address 0x02\)](#page-21-1) section and th[e Digital](#page-21-0)  [Output Driver Subregister \(Address 0x01\)](#page-21-0) section.

For information about how to enable routing of the temperature sensor alerts, see th[e Temperature Sensor Alert Routing](#page-27-1)  [Subregister \(Address 0x21\)](#page-27-1) section.



#### <span id="page-26-0"></span>**Table 25. VIN ALERT0 Routing Subregister, Bit Function Descriptions**

<span id="page-26-1"></span>



#### <span id="page-27-0"></span>**Temperature Sensor Subregister (Address 0x20)**

The 16-bit temperature sensor subregister enables temperature sensor conversions and digital filtering of the temperature sensor channel. To enable temperature sensor conversions or digital filtering, the corresponding bit in the temperature sensor subregister must be set to 1 (see [Table 27\)](#page-27-2). On power-up, the temperature sensor subregister contains all 0s by default.

#### <span id="page-27-1"></span>**Temperature Sensor Alert Routing Subregister (Address 0x21)**

The 16-bit temperature sensor alert routing subregister enables the routing of alerts from the internal temperature sensor to the GPIO0/ALERT0 and GPIO1/ALERT1 pins (se[e Table 28\)](#page-27-3).

For information about how to configure the GPIO0/ALERT0 and GPIO1/ALERT1 pins as alert pins, see the [Digital I/O Function](#page-21-1)  [Subregister \(Address 0x02\) s](#page-21-1)ection and the [Digital Output Driver](#page-21-0)  [Subregister \(Address 0x01\) s](#page-21-0)ection.

For information about how to enable routing of the analog input channel alerts, see the [VIN Filter Subregister \(Address 0x13\)](#page-25-1)  and [Conversion Delay Control Subregister \(Address 0x14\)](#page-25-1)  section.

<span id="page-27-2"></span>



#### <span id="page-27-3"></span>**Table 28. Temperature Sensor Alert Routing Subregister, Bit Function Descriptions**



#### <span id="page-28-2"></span>**GPIO2/DAC DISABLE0 and GPIO4/DAC DISABLE1 Subregisters (Address 0x30 and Address 0x31)**

The 16-bit, read/write GPIO2/DAC DISABLE0 and GPIO4/DAC DISABLE1 subregisters specify which DAC channels are disabled by the GPIO2/DAC DISABLE0 and GPIO4/DAC DISABLE1 pins. For example, when Bit D0 in the GPIO2/DAC DISABLE0 subregister is set to 1, the GPIO2/DAC DISABLE0 pin disables DAC output VOUT0 when the pin is taken high. On power-up, these subregisters contain all 0s by default.

For information about how to enable the DAC disable function on the GPIO2/DAC DISABLE0 and GPIO4/DAC DISABLE1 pins, see th[e Digital Output Driver Subregister \(Address 0x01\)](#page-21-0) section and the [Digital I/O Function Subregister \(Address 0x02\)](#page-21-1) section.



#### <span id="page-28-1"></span>**Table 29. GPIO2/DAC DISABLE0 Subregister, Bit Function Descriptions**

#### <span id="page-28-0"></span>**Table 30. GPIO4/DAC DISABLE1 Subregister, Bit Function Descriptions**



#### <span id="page-29-0"></span>**ALERT LIMITS REGISTER BANK (ADDRESS 0x06)**

The alert limits register bank comprises subregisters that set the high and low alert limits for the eight analog input channels and the temperature sensor channel (see [Table 31\)](#page-29-1). Each subregister is 16 bits in length; values are 10-bit, left-justified (padded with 0s as the 6 LSBs). On power-up, the low limit and hysteresis subregisters contain all 0s, whereas the high limit subregisters are set to 0xFFC0.

If a conversion result exceeds the high or low limit set in the alert limits subregister, th[e AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) signals an alert in one or more of the following ways:

- Via hardware using the GPIO0/ALERT0 and GPIO1/ALERT1 pins (see th[e Hardware Alert Pins](#page-37-2) section)
- Via software using the alert flag bits in the conversion result registers (see th[e ADC Conversion Result Registers, VIN0](#page-33-1)  [to VIN7 \(Address 0x10 to Address 0x17\)](#page-33-1) section and the TSENSE [Conversion Result Register \(Address 0x20\)](#page-33-4) section)
- Via software using the alert bits in the alert flags register bank (see th[e Alert Flags Register Bank \(Address 0x07\)](#page-30-0) section)

#### **Alert High Limit and Alert Low Limit Subregisters**

The alert high limit subregisters store the upper limit that activates an alert. If the conversion result is greater than the value in the alert high limit subregister, an alert is triggered. The alert low limit subregister stores the lower limit that activates an alert. If the conversion result is less than the value in the alert low limit subregister, an alert is triggered.

An alert associated with either the alert high limit or alert low limit subregister is cleared automatically after the monitored signal is back in range, that is, when the conversion result returns between the configured high and low limits. The contents of the alert flags subregisters are updated after each conversion (see the [Alert Flags Register Bank \(Address 0x07\)](#page-30-0) section).

#### **Hysteresis Subregisters**

Each channel has an associated hysteresis subregister that stores the hysteresis value, N (se[e Table 31\)](#page-29-1). The hysteresis subregisters can be used to avoid flicker on the GPIO0/ALERT0 and GPIO1/ ALERT1 pins. If the hysteresis function is enabled, the conversion result must return to a value of at least N LSB below the alert high limit subregister value, or N LSB above the alert low limit subregister value for the alert output pins and alert flag bits to be reset (see [Figure 46\)](#page-37-4). The value of N is taken from the 10 MSBs of the 16-bit, read/write hysteresis subregister. For more information, see the [Hysteresis s](#page-37-5)ection.





<span id="page-29-1"></span>**Table 31. Alert Limits Register Bank Subregisters**

<sup>1</sup> All subregisters in the alert limits register bank are read/write.

#### <span id="page-30-0"></span>**ALERT FLAGS REGISTER BANK (ADDRESS 0x07)**

If a conversion result activates an alert (as specified in the alert limits register bank), the alert flags register bank can be read to obtain more information about the alert. This register bank contains the ADC alert flags and  $T_{\text{\tiny SENSE}}$  alert flags subregisters. Both subregisters store flags that are triggered when the minimum or maximum conversion limits, as defined in the alert limits register bank, are exceeded.

**Table 32. Alert Flags Register Bank Subregisters**

Subaddress (Hex)	Subregister Name <sup>1</sup>
0x00	ADC alert flags subregister
0x01	Reserved
0x02	T <sub>SENSE</sub> alert flags subregister
$0x03$ to $0xFF$	Reserved

<sup>1</sup> Bits in the alert flags subregisters can be reset by writing 1 to the selected bits.

#### **ADC Alert Flags and TSENSE Alert Flags Subregisters (Address 0x00 and Address 0x02)**

The ADC alert flags subregister stores alerts for the analog voltage conversion channels, VIN0 to VIN7. The TSENSE alert flags subregister stores alerts for the temperature sensor channel.

These subregisters contain two status bits per channel: one corresponding to the high limit, and the other corresponding to the low limit. A bit with a status of 1 shows the channel on which the violation occurred and whether the violation occurred on the high or low limit.

If additional alert events occur on any other channels after the first alert is triggered but before the alert flags subregister is read, the corresponding bits for the new alert events are also set. For example, if Bit D14 in the ADC alert flags subregister is set to 1, the low limit on Channel 7 has been exceeded, whereas if Bit D3 is set to 1, the high limit on Channel 1 has been exceeded.

To find out which channel or channels caused the alert flag, the user must read the ADC alert flags subregister or the TSENSE alert flags subregister. If the ADC alert flags subregister or the  $T_{\text{SENSE}}$ alert flags subregister is accessed with both the read and write bits of the address pointer set to 1, the stored alert flags can be read and reset in one operation. A blanket reset can be performed by writing 0xFFFF to the ADC alert flags subregister, or 0x0003 to the  $T_{\text{SENSE}}$  alert flags subregister, thus clearing all alert flags.



#### <span id="page-30-1"></span>**Table 33. ADC Alert Flags Subregister, Bit Function Descriptions**

<span id="page-30-2"></span>**Table 34. TSENSE Alert Flags Subregister, Bit Function Descriptions**



### <span id="page-31-0"></span>**MINIMUM AND MAXIMUM REGISTER BANK (ADDRESS 0x08)**

The minimum and maximum register bank contains the minimum and maximum conversion values for each of the eight analog input channels and the temperature sensor channel. Values are 10-bit, left justified.

The minimum and maximum subregisters are cleared when a value is written to them—that is, they return to their power-up values. This means that if a subregister is accessed with both the read and write bits set, the stored minimum or maximum value can be read and reset in one operation. On power-up, the minimum value subregisters contain 0xFFC0, and the maximum value subregisters contain 0x0000.

#### **Table 35. Minimum and Maximum Register Bank Subregisters**



<sup>1</sup> Bits in the minimum and maximum subregisters can be reset by writing 1 to the selected bits.

#### <span id="page-31-1"></span>**OFFSET REGISTER BANK (ADDRESS 0x09)**

The offset register bank contains nine subregisters. Each of the eight analog input channels, as well as the temperature sensor channel, has a corresponding offset register (se[e Table 36\)](#page-31-2).

<span id="page-31-2"></span>



<sup>1</sup> All subregisters in the offset register bank are read/write.

Each 8-bit, read/write offset subregister stores data in twos complement format. Values are added to the ADC conversion results. The offset encoding scheme used for the analog input channels and the temperature sensor are shown in [Table 39](#page-31-3) and [Table 40,](#page-31-4) respectively. The default value for all subregisters in the offset register bank is 0x00.

When bits in these subregisters are set, the offset value is cumulative. [Table 37](#page-31-5) provides examples of analog input channel values, an[d Table 38](#page-31-6) provides examples of temperature sensor channel values.

#### <span id="page-31-5"></span>**Table 37. Examples of Analog Input Channel Offset Values**



#### <span id="page-31-6"></span>**Table 38. Examples of Temperature Sensor Channel Offset Values**



#### <span id="page-31-3"></span>**Table 39. VIN0 to VIN7 Offset Encoding Scheme**



#### <span id="page-31-4"></span>**Table 40. Temperature Sensor Offset Encoding Scheme**



#### <span id="page-32-0"></span>**DAC BUFFER ENABLE REGISTER (ADDRESS 0x0A)**

The 16-bit, read/write DAC buffer enable register enables the DAC output buffers. Setting the appropriate bit to 1 enables the corresponding DAC output buffer (see [Table 41\)](#page-32-2). On power-up, the DAC buffer enable register contains all 0s by default.

#### <span id="page-32-1"></span>**GPIO REGISTER (ADDRESS 0x0B)**

The 16-bit, read/write GPIO register is used to read or write data to the GPIO pins, provided that the GPIO functionality is enabled (see th[e Digital Output Driver Subregister \(Address 0x01\)](#page-21-0) section and the [Digital I/O Function Subregister \(Address 0x02\) s](#page-21-1)ection). On power-up, the GPIO register contains all 0s by default.

<span id="page-32-2"></span>



#### **Table 42. GPIO Register, Bit Function Descriptions**



#### <span id="page-33-4"></span><span id="page-33-0"></span>**CONVERSION COMMAND REGISTER (ADDRESS 0x0E)**

The conversion command signals the ADC to begin conversions. See the [ADC Conversion Control](#page-34-0) section for more information.

#### <span id="page-33-1"></span>**ADC CONVERSION RESULT REGISTERS, VIN0 TO VIN7 (ADDRESS 0x10 TO ADDRESS 0x17)**

The 16-bit, read-only ADC conversion result registers store the conversion results of the eight ADC input channels. Bits[D15:D6] store the 10-bit, straight binary result; Bits[D5:D0] contain the channel ID and alert information[. Table 43](#page-33-5) lists the contents of the two bytes that are read from the ADC conversion result registers. Channel ID numbers 0 to 7 correspond to the analog input channels, VIN0 to VIN7.

### <span id="page-33-2"></span>**TSENSE CONVERSION RESULT REGISTER (ADDRESS 0x20)**

The 16-bit, read-only TSENSE conversion result register stores the ADC data generated from the internal temperature sensor. The temperature data is stored in a 14-bit straight binary format. Bit D2 has a weight of 0.03125°C. An output of all 0s is equal to −256°C; this value is output by th[e AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) until the first measurement is completed. An output of 10 0000 0000 0000 corresponds to 0°C.

When digital filtering is disabled, Bit D3 and Bit D2 are set to 0, producing a 12-bit straight binary result with an LSB of 0.125°C. See the [Temperature Sensor](#page-16-0) section for more information.

#### <span id="page-33-3"></span>**DAC CHANNEL REGISTERS (ADDRESS 0x30 TO ADDRESS 0x33)**

Writing to the DAC channel registers sets the DAC output voltage codes. For more information, see the DAC Output Control section.

## <span id="page-33-5"></span>**Table 43. ADC Conversion Result Register Format**



## **Table 44. TSENSE Conversion Result Register Format**



<sup>1</sup> When digital filter is enabled (see the [Temperature Sensor Subregister \(Address 0x20\)](#page-27-0) section).

#### **Table 45. DAC Channel Register Format**



## <span id="page-34-0"></span>ADC CONVERSION CONTROL **ADC CONVERSION COMMAND**

<span id="page-34-1"></span>To initiate an ADC conversion on a channel, the conversion command must be written to th[e AD7292.](http://www.analog.com/AD7292?doc=AD7292.pdf) The special address pointer byte, 0x8E, consists of the conversion command register (Address 0x0E) with the MSB read bit set to 1 to signify an ADC conversion. When the conversion command is received, the [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) uses the current value of the address pointer to determine which channel to convert on.

I[n Figure 40,](#page-34-2) the first byte sets the address pointer with both the read and write bits cleared and sets Bits[D5:D0] to point to the selected channel conversion result register. The second byte contains the conversion command with the read bit set. After receiving the conversion command, the [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) stays in conversion mode, performing a new ADC conversion at the end of each read, until the CS (chip select) input signal is taken high.

I[n Figure 41,](#page-34-3) the address pointer is set to point to the ADC data register (Address 0x01) with both the read and write bits cleared. The conversion command is issued, and the contents of the ADC sequence register specify the sequence of ADC channels for conversion (see the [ADC Sequencer](#page-35-0) section).

In this example, the ADC sequence register is programmed to convert on analog input channels VIN0 and VIN1. The [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) stays in conversion mode and performs a new ADC conversion at the end of each read until the  $\overline{CS}$  input signal is taken high.

In the examples shown i[n Figure 40](#page-34-2) and [Figure 41,](#page-34-3) an SCLK delay is inserted following the conversion command to allow the ADC to perform the conversion before the data is read. If temperature sensor conversions are requested, a longer delay is necessary (see the [Temperature Sensor](#page-16-0) section).

In some applications, the SPI bus master may not allow the serial clock to be held low during a read sequence, and it may be necessary to take CS high, as shown in [Figure 42.](#page-35-1) In this case, the  $\overline{CS}$  line must remain low while the ADC conversion is in progress to prevent possible corruption of the ADC result.

In the example shown i[n Figure 42,](#page-35-1) the address pointer is set to point to the ADC data register (Address 0x01) with both the read and write bits cleared. The conversion command is issued with the read bit set. The  $\overline{\text{CS}}$  line is taken high after the conversion on VIN0 is completed. The CS line is then brought low, and the ADC data register is pointed to with the read bit set. The conversion result is clocked out. The conversion command is reissued before the  $\overline{CS}$  line is taken high again, and so on.

<span id="page-34-2"></span>

<span id="page-34-3"></span>Figure 41. ADC Conversion Command (ADC Sequencer Used)



Figure 42. ADC Conversion Command ( $\overline{\text{CS}}$  Line Taken High After Conversions)

<span id="page-35-1"></span>

Figure 43. Example of Using the ADC Sequencer

### <span id="page-35-2"></span><span id="page-35-0"></span>**ADC SEQUENCER**

The [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) provides an ADC sequencer, which enables the selection of a preprogrammable sequence of channels for conversion. [Figure 43](#page-35-2) shows the operation of the ADC sequencer.

To initiate a write to the ADC sequence register (Address 0x03), point to it in the address pointer register with the write bit set and the read bit cleared. The next two bytes specify the sequence of channels that the ADC converts on (see [Table 16\)](#page-20-5). The ADC data register (Address 0x01) is then pointed to and the conversion command is issued. Note that the read bit is set when issuing the conversion command.

When the ADC sequencer is used, ADC conversions are triggered based on the contents of the ADC sequence register; the address pointer reverts to its previous value—in this example, the ADC data register—allowing the conversion results to be read back.

After the first ADC conversion is complete, the first result is read back, which requires 16 serial clocks. The first 10 bits contain the ADC result, the next four bits are the channel identifier, and the last two bits are alert bits (se[e Table 43\)](#page-33-5). On the last falling edge of the clock, the next ADC conversion begins.

The [AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) continues converting on the channels specified by the ADC sequence register. On completing the first sequence of conversions, the sequencer loops back and begins the sequence again until  $\overline{CS}$  is taken high. Th[e AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) is ready to accept a new address pointer after CS is taken low. It is recommended that the serial clock be kept low during the ADC conversions to ensure that there is no disturbance of the results.

## <span id="page-36-0"></span>DAC OUTPUT CONTROL

To set the DAC output voltage codes, the user must write to the DAC channel registers (Address 0x30 to Address 0x33). [Figure 44](#page-36-3) shows an example of how to set the DAC output voltage codes.

- 1. The DAC buffer enable register (Address 0x0A) is pointed to with the write bit set.
- 2. The following two bytes specify which of the four DAC output buffers are enabled.
- 3. The DAC channel register (DAC Channel 0 register in [Figure 44\)](#page-36-3) is pointed to with the write bit set.
- 4. The following two bytes contain the value to be written to the DAC channel.

On completion of this write, the DAC channel output is immediately updated to the new value, provided that the LDAC bit in the DAC channel register is not set.

Note that the process can be reversed—that is, the user can first write a value to the DAC channel register and then enable the DAC output buffer.

### <span id="page-36-1"></span>**LDAC OPERATION**

A write to a DAC channel register (Address 0x30 to Address 0x33) is addressed to the DAC input register; a read from a DAC channel register is addressed to the DAC output register (see [Figure 45\)](#page-36-4). The DAC output registers are updated based on the LDAC bit in the DAC channel register or on the polarity of the GPIO3/LDAC pin (if the pin is configured as an LDAC pin).

When the LDAC bit in the DAC channel register is set to 1, the 10-bit DAC value is stored, but the DAC channel output is not updated. When a write to any DAC channel register occurs with the LDAC bit cleared, all DAC channel outputs are updated with the stored values from previous writes.

When the LDAC bit in the DAC channel register is used to control the updating of the DAC output, the LDAC pin function should be disabled, that is, the GPIO3/LDAC pin should be configured as GPIO3.

The GPIO3/LDAC pin can be used to update the DAC outputs with the stored values when the pin is configured as an LDAC pin (see the [Digital Output Driver Subregister \(Address 0x01\)](#page-21-0) section and the [Digital I/O Function Subregister \(Address 0x02\)](#page-21-1) section). If the GPIO3/LDAC pin is configured as an LDAC input and is taken high, the DAC output registers are updated; conversely, if this input pin is held low, the DAC value is stored but the channel output is not updated.

### <span id="page-36-2"></span>**SIMULTANEOUS UPDATE OF ALL DAC OUTPUTS**

It may be useful to update all four DAC channel registers simultaneously with the same value but not update the DAC outputs (LDAC bit is set to 1; LDAC pin is set to 0). Setting the copy bit (Bit 1) when writing to any DAC channel register instructs th[e AD7292](http://www.analog.com/AD7292?doc=AD7292.pdf) to copy the new DAC value to all the DAC input registers.

<span id="page-36-3"></span>

<span id="page-36-4"></span>Figure 45. DAC Input and Output Registers

## <span id="page-37-1"></span><span id="page-37-0"></span>ALERTS AND LIMITS **ALERT LIMIT MONITORING FEATURES**

The alert limits register bank comprises subregisters that set the high and low alert limits for the eight analog input channels and the temperature sensor channel (se[e Table 31\)](#page-29-1). Each subregister is 16 bits in length; values are 10-bit, left-justified (padded with 0s as the 6 LSBs). On power-up, the low limit and hysteresis subregisters contain all 0s, whereas the high limit subregisters are set to 0xFFC0.

The alert high limit subregisters store the upper limit that activates an alert. If the conversion result is greater than the value in the alert high limit subregister, an alert is triggered. The alert low limit subregister stores the lower limit that activates an alert. If the conversion result is less than the value in the alert low limit subregister, an alert is triggered.

If a conversion result exceeds the high or low limit set in the alert limits subregister, th[e AD7292 s](http://www.analog.com/AD7292?doc=AD7292.pdf)ignals an alert in one or more of the following ways:

- Via hardware using the GPIO0/ALERT0 and GPIO1/ ALERT1 pins
- Via software using the alert flag bits in the conversion result registers
- Via software using the alert bits in the alert flags register bank

#### <span id="page-37-5"></span>**Hysteresis**

The hysteresis value determines the reset point for the alert pins and alert flags if a violation of the limits occurs. Each channel has an associated hysteresis subregister that stores the hysteresis value, N (se[e Table 31\)](#page-29-1). If the hysteresis function is enabled, the conversion result must return to a value of at least N LSB below the alert high limit subregister value, or N LSB above the alert low limit subregister value to reset the alert output pins and the alert flag bits (se[e Figure 46\)](#page-37-4).

The advantage of using the hysteresis subregister associated with each limit subregister is that hysteresis prevents chatter on the alert bits associated with each ADC channel and also prevents flicker on the alert output pins[. Figure 46](#page-37-4) shows the limit checking operation.

#### <span id="page-37-2"></span>**HARDWARE ALERT PINS**

Pin 27 and Pin 26 (GPIO0/ALERT0 and GPIO1/ALERT1, respectively) can be configured as alert pins (see th[e Digital I/O](#page-21-1)  [Function Subregister \(Address 0x02\)](#page-21-1) section). When these pins are configured as alert pins, they become active when the selected conversion result exceeds the high or low limit stored in the alert limits register bank. The polarity of the alert output pins can be set to active high or active low via the general subregister within the configuration register bank (see the [General Subregister](#page-22-0)  [\(Address 0x08\) s](#page-22-0)ection).

If an alert pin signals an alert event and the contents of the alert flags subregisters are not read before the next conversion is completed, the contents of the subregister may change if the out-ofrange signal returns to the specified range. In this case, the ALERTx pin no longer signals the occurrence of an alert event.

#### <span id="page-37-3"></span>**ALERT FLAG BITS IN THE CONVERSION RESULT REGISTERS**

The T<sub>SENSE</sub> alert and ADC alert flag bits in the ADC conversion result and TSENSE conversion result registers indicate whether the conversion result being read or any other channel result has violated the limit registers associated with it. If an alert occurs and the alert bit is set in a conversion result register, the master can read the alert flags register bank to obtain more information about where the alert occurred.



<span id="page-37-4"></span>*Figure 46. Limit Checking: Alert High Limit, Alert Low Limit, and Hysteresis* 

#### <span id="page-38-0"></span>**ALERT FLAGS REGISTER BANK**

The alert flags register bank contains two subregisters: the ADC alert flags subregister and the  $T_{\text{SENSE}}$  alert flags subregister. The ADC alert flags subregister stores alerts for the analog voltage conversion channels, VIN0 to VIN7. The TSENSE alert flags subregister stores alerts for the temperature sensor channel. These subregisters contain two status bits per channel: one corresponding to the high limit, and the other corresponding to the low limit (se[e Table 33](#page-30-1) an[d Table 34\)](#page-30-2). A bit with a status of 1 shows the channel on which the violation occurred and whether the violation occurred on the high or low limit.

If additional alert events occur on any other channels after the first alert is triggered but before the alert flags subregister is read, the corresponding bits for the new alert events are also set. For example, if Bit D14 in the ADC alert flags subregister is set to 1, the low limit on Channel 7 has been exceeded, whereas if Bit D3 is set to 1, the high limit on Channel 1 has been exceeded.

An alert associated with either the alert high limit or alert low limit subregister is cleared automatically after the monitored signal is back in range, that is, when the conversion result returns between the configured high and low limits. The contents of the alert flags subregister are updated after each conversion.

To find out which channel or channels caused the alert flag, the user must read the ADC alert flags subregister or the TSENSE alert flags subregister. If the ADC alert flags subregister or the TSENSE alert flags subregister is accessed with both the read and write bits of the address pointer set to 1, the stored alert flags can be read and reset in one operation. A blanket reset can be performed by writing 0xFFFF to the ADC alert flags subregister, or 0x0003 to the T<sub>SENSE</sub> alert flags subregister, thus clearing all alert flags.

#### <span id="page-38-1"></span>**MINIMUM AND MAXIMUM CONVERSION RESULTS**

The read-only minimum/maximum register bank contains the minimum and maximum conversion values for each of the eight analog input channels and the temperature sensor channel. Values are 10-bit, left justified.

The minimum and maximum subregisters are cleared when a value is written to them—that is, they return to their power-up values. This means that if a subregister is accessed with both the read and write bits set, the stored minimum or maximum value can be read and reset in one operation. On power-up, the minimum value subregisters contain 0xFFC0, and the maximum value subregisters contain 0x0000.

## <span id="page-39-0"></span>OUTLINE DIMENSIONS



#### <span id="page-39-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2012–2014 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D10660-0-9/14(A)** 



www.analog.com

Rev. A | Page 40 of 40