

Advanced Regulating Pulse Width Modulators

FEATURES

- Fully Interchangeable with Standard UC1524 Family
- Precision Reference Internally Trimmed to ±1%
- High-Performance Current Limit
 Function
- Under-Voltage Lockout with Hysteretic Turn-on
- Start-Up Supply Current Less Than 4mA
- Output Current to 200mA
- 60V Output Capability
- Wide Common-Mode Input Range for both Error and Current Limit Amplifiers
- PWM Latch Insures Single
 Pulse per Period
- Double Pulse Suppression
 Logic
- 200ns Shutdown through PWM Latch
- Guaranteed Frequency
 Accuracy
- Thermal Shutdown Protection

BLOCK DIAGRAM

DESCRIPTION


The UC1524A family of regulating PWM ICs has been designed to retain the same highly versatile architecture of the industry standard UC1524 (SG1524) while offering substantial improvements to many of its limitations. The UC1524A is pin compatible with "non-A" models and in most existing applications can be directly interchanged with no effect on power supply performance. Using the UC1524A, however, frees the designer from many concerns which typically had required additional circuitry to solve.

The UC1524A includes a precise 5V reference trimmed to \pm 1% accuracy, eliminating the need for potentiometer adjustments; an error amplifier with an input range which includes 5V, eliminating the need for a reference divider; a current sense amplifier useful in either the ground or power supply output lines; and a pair of 60V, 200mA uncommitted transistor switches which greatly enhance output versatility.

An additional feature of the UC1524A is an under-voltage lockout circuit which disables all the internal circuitry, except the reference, until the input voltage has risen to 8V. This holds standby current low until turn-on, greatly simplifying the design of low power, off-line supplies. The turn-on circuit has approximately 600mV of hysteresis for jitter-free activation.

Other product enhancements included in the UC1524A's design include a PWM latch which insures freedom from multiple pulsing within a period, even in noisy environments, logic to eliminate double pulsing on a single output, a 200ns external shutdown capability, and automatic thermal protection from excessive chip temperature. The oscillator circuit of the UC1524A is usable beyond 500kHz and is now easier to synchronize with an external clock pulse.


The UC1524A is packaged in a hermetic 16-pin DIP and is rated for operation from -55°C to +125°C. The UC2524A and 3524A are available in either ceramic or plastic packages and are rated for operation from -25°C to +85°C and 0°C to 70°C, respectively. Surface mount devices are also available.



SLUS181A - NOVEMBER 1999

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (VIN)	
Output Current (each Output)	
Maximum Forced Voltage (Pin 9, 10)3 to +5V	
Maximum Forced Current (Pin 9, 10) ±10mA	١
Reference Output Current	١
Oscillator Charging Current 5mA	١
Power Dissipation at TA = +25°C 1000mW	/
Power Dissipation at Tc = +25°C 2000mW	/
Operating Temperature Range55°C to +125°C	;
Storage Temperature Range65°C to +150°C	;
Lead Temperature, (Soldering, 10 seconds) +300°C	;
Note: Consult packaging section of Databook for thermal limi-	
tations and considerations of package.	



CONNECTION DIAGRAMS

PLCC-20, LCC-20 (TOP VIEW)							
Q or L Package	PACKAGE PIN FUNCTION						
	FUNCTION	PIN					
	N/C	1					
	Inv. Input	2					
3 2 1 20 19	Non-Inv. Input	3					
4 18	OSC/SYNC	4					
5 17	C.L. (+) sense	5					
16 16	N/C	6					
7 15	C.L. (-) sense	7					
	Rт	8					
8 14 9 10 11 12 13	Ст	9					
	Ground	10					
	N/C	11					
	Compensation	12					
	Shutdown	13					
	Emitter A	14					
	Collector A	15					
	N/C	16					
	Collector B	17					
	Emitter B	18					
	+VIN	19					
	+5V VREF	20					

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for TA = -55°C to +125°C for the UC1524A, -25° to +85°C for the UC2524A, and 0°C to + 70°C for the UC3524A; VIN = VC = 20V. TA = TJ.

		UC152	24A / UC	2524A	UC3524A			UNITS
PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	
Turn-on Characteristics				_	-			_
Input Voltage	Operating Range after Turn-on	8		40	8		40	V
Turn-on Threshold		6.5	7.5	8.5	6.5	7.5	8.5	V
Turn-on Current	VIN = 6V		2.5	4		2.5	4	mA
Operating Current	VIN = 8 to 40V		5	10		5	10	mA
Turn-on Hysteresis*		0.5			0.5		V	
Reference Section								
Output Voltage	$T_J = 25^{\circ}C$	4.95	5.00	5.05	4.90	5.00	5.10	V
	Over Operating Range	4.9		5.1	4.85		5.15	V
Line Regulation	VIN = 10 to 40V		10	20		10	30	mV
Load Regulation	IL = 0 to 20 mA		20	25		20	35	mV
Temperature Stability*	Over Operating Range*		20	25		20	35	mV
Short Circuit Current	$V\text{REF}=0,25^\circ C \leq T_J \leq 125^\circ C$		80	100		80	100	mA
Output Noise Voltage*	$10Hz \le f \le 10kHz$, TJ = $25^{\circ}C$		40			40		μVrms
Long Term Stability*	TJ =125°C, 1000 Hrs.		20	50		20	50	mV

* These parameters are guaranteed by design but not 100% tested in production.

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for TA = -55°C to +125°C for the UC1524A, -25° to +85°C for the UC2524A, and 0°C to + 70°C for the UC3524A; VIN = VC = 20V, TA = TJ.

			24A / UC	2524A	i	JC3524	A	UNITS
PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	1
Oscillator Section (Unless otherw	vise specified, $RT = 2700\Omega$, $CT = 0.01$ n	nfd)		1				
Initial Accuracy	TJ = 25°C	41	43	45	39	43	47	kHz
	Over Operating Range			45.9	38.2		47.9	kHz
Temperature Stability*	Over Operating Temperature Range		1	2		1	2	%
Minimum Frequency	Rτ = 150kΩ, Cτ = 0.1mfd			140			120	Hz
Maximum Frequency	Rτ = 2.0kΩ, Cτ = 470pF	500			500			kHz
Output Amplitude*		3	3.5		3	3.5		V
Output Pulse Width*		0.29	0.5	1.0	0.3	0.5	1.0	μs
Ramp Peak		3.3	3.5	3.7	3.3	3.5	3.7	V
Ramp Valley	TJ = 25°C	0.7	0.8	0.9	0.7	0.8	0.9	V
Ramp Valley T.C.			-1.0			-1.0		mV/°C
Error Amplifier Section (Unless	otherwise specified, Vсм = 2.5V)							-
Input Offset Voltage			0.5	5		2	10	mV
Input Bias Current			1	5		1	10	μA
Input Offset Current			.05	1		0.5	1	μΑ
Common Mode Rejection Ratio	Vсм = 1.5 to 5.5V	70	80		70	80		dB
Power Supply Rejection Ratio	VIN = 10 to 40V	70	80		70	80		dB
Output Swing (Note 1)		5.0		0.5	5.0		0.5	V
Open Loop Voltage Gain	$\Delta VO=$ 1 to 4V, RL \geq 10M Ω	72	80		64	80		dB
Gain-Bandwidth*	$T_J = 25^{\circ}C, Av = 0dB$	1	3		1	3		MHz
DC Transconductance*§	$T_J = 25^{\circ}C, 30k\Omega \le R_L \le 1M\Omega$	1.7	2.3		1.7	2.3		mS
P.W.M. Comparator ($RT = 2k\Omega$, C	T = 0.01mfd)	•			•	•		•
Minimum Duty Cycle	VCOMP = 0.5V			0			0	%
Maximum Duty Cycle	VCOMP = 3.8V	45			45			%
Current Limit Amplifier (Unless of	otherwise specified, Pin 5 = 0V)							•
Input Offset Voltage	$T_J = 25^{\circ}C$, E/A Set for Maximum Output	190	200	210	180	200	220	mV
	Over Operating Temperature Range	180		220	170		230	mV
Input Bias Current			-1	-10		-1	-10	μA
Common Mode Rejection Ratio	V(pin 5) = -0.3V to + 5.5V	50	60		50	60		dB
Power Supply Rejection Ratio	VIN = 10 to 40V	50	60		50	60		dB
Output Swing (Note 1)	Minimum Total Range	5.0		0.5	5.0		0.5	V
Open-Loop Voltage Gain	$\Delta Vo = 1$ to 4V, RL $\geq 10M\Omega$	70	80		70	80		dB
Delay Time*	Pin 4 to Pin 9, $\Delta VIN = 300 mV$		300			300		ns
Output Section (Each Output)	·	-						
Collector Emitter Voltage	Ic = 100μA	60	80		60	80		V
Collector Leakage Current	VCE = 50V		.1	20		.1	20	μA

* These parameters are guaranteed by design but not 100% tested in production.

[§] DC transconductance (gM) relates to DC open-loop voltage gain according to the following equation: Av = gMRL where RL is the resistance from pin 9 to the common mode voltage.

The minimum gM specification is used to calculate minimum Av when the error amplifier output is loaded.

Note 1: Min Limit applies to output high level, max limit applies to output low level.


UC1524A UC2524A UC3524A

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for TA = -55°C to +125°C for the UC1524A, -25° to +85°C for the UC2524A, and 0°C to + 70°C for the UC3524A; VIN = VC = 20V. TA = TJ.


	TEST CONDITIONS	UC152	24A / UC	2524A	UC3524A			UNITS
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX		
Output Section (cont.) (Each Output)								
Saturation Voltage	Ic = 20mA		.2	.4		.2	.4	V
	Ic = 200mA		1	2.2		1	2.2	V
Emitter Output Voltage	IE = 50mA	17	18		17	18		V
Rise Time*	$T_J = 25^{\circ}C, R = 2k\Omega$		120	400		120	400	ns
Fall Time*	$T_J = 25^{\circ}C, R = 2k\Omega$		25	200		25	200	ns
Comparator Delay*	$T_J = 25^{\circ}C$, Pin 9 to output		300			300		ns
Shutdown Delay*	$T_J = 25^{\circ}C$, Pin 10 to output		200			200		ns
Shutdown Threshold	$T_J = 25^{\circ}C, R_C = 2k\Omega$	0.6	.7	1.0	0.6	.7	1.0	V
S/D Threshold Over Temp.	Over Operating Temperature Range	0.4		1.2	0.4		1.0	V
Thermal Shutdown*			165			165		°C

* These parameters are guaranteed by design but not 100% tested in production.


OPEN-LOOP CIRCUIT




UC1524A UC2524A UC3524A



UC1524A UC2524A UC3524A





Texas Instru	uments	Semiconductors						
Search	Tech Support	Comments Site Map TI&ME			Home			
Products		Developmen	t Tools	Application	IS			
Products								

>> Semiconductor Home > Products > Analog & Mixed-Signal > Power Management > Switching Power Supply Controllers > Voltage Mode >

UC1524A, ADVANCED REGULATING PULSE WIDTH MODULATORS

Device Status: Active

- > Description
- > Features
- > Datasheets
- > <u>Pricing/Samples/Availability</u>
- > Application Notes
- > <u>Development Tools</u>
- > Applications

Parameter Name	UC1524A
Shutdown	Yes
Pulse - by - Pulse Isense	No
Vsupply Operating Range (V)	8 - 40
Output Type	Dual Alternating, Uncommitted
Output Current (mA)	200
Frequency (max) (kHz)	500
Reference Voltage (V)	5
Vref tol (%)	1
Duty Cycle (max) (%)	50/50
Undervoltage Lockout	Yes
On-board Amplifiers	1
Output Mode Fixed Push - Pull	Yes
Output Mode Single - Ended	Yes
Programmable Outputs	No
Current - Sense Amplifiers	1
Dead Time Control	No

Description

The UC1524A family of regulating PWM ICs has been designed to retain the same highly versatile architecture of the industry standard UC1524 (SG1524) while offering substantial improvements to many of its limitations. The UC1524A is pin compatible with "non-A" models and in most existing applications can be directly interchanged with no effect on power supply performance. Using the UC1524A, however, frees the designer from many concerns which typically had required additional circuitry to solve.

The UC1524A includes a precise 5V reference trimmed to $\pm 1\%$ accuracy, eliminating the need for potentiometer adjustments; an error amplifier with an input range which includes 5V, eliminating the need for a reference divider; a

current sense amplifier useful in either the ground or power supply output lines; and a pair of 60V, 200mA uncommitted transistor switches which greatly enhance output versatility.

An additional feature of the UC1524A is an under-voltage lockout circuit which disables all the internal circuitry, except the reference, until the input voltage has risen to 8V. This holds standby current low until turn-on, greatly simplifying the design of low power, off-line supplies. The turn-on circuit has approximately 600mV of hysteresis for jitter-free activation.

Other product enhancements included in the UC1524A's design include a PWM latch which insures freedom from multiple pulsing within a period, even in noisy environments, logic to eliminate double pulsing on a single output, a 200ns external shutdown capability, and automatic thermal protection from excessive chip temperature. The oscillator circuit of the UC1524A is usable beyond 500kHz and is now easier to synchronize with an external clock pulse.

The UC1524A is packaged in a hermetic 16-pin DIP and is rated for operation from -55°C to +125°C. The UC2524A and 3524A are available in either ceramic or plastic packages and are rated for operation from -25°C to +85°C and 0°C to 70°C, respectively. Surface mount devices are also available.

Features

- Fully Interchangeable with Standard UC1524 Family
- Precision Reference Internally Trimmed to ±1%
- High-Performance Current Limit Function
- Under-Voltage Lockout with Hysteretic Turn-on
- Start-Up Supply Current Less Than 4mA
- Output Current to 200mA
- 60V Output Capability
- Wide Common-Mode Input Range for both Error and Current Limit Amplifiers
- PWM Latch Insures Single Pulse per Period
- Double Pulse Suppression Logic
- 200ns Shutdown through PWM Latch
- Guaranteed Frequency Accuracy
- Thermal Shutdown Protection
- To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

Datasheets

file:\\Roarer\root\data13\imaging\BITTING\cpl_mismatch\20000619\06162000\T&/II906062000\

Page 3 of 3

Full datasheet in Acrobat PDF: <u>slus181a.pdf</u> (365 KB) Full datasheet in Zipped PostScript: <u>slus181a.psz</u> (527 KB)

Pricing/Samples/Availability

Orderable Device	Package	Pins	<u>Temp</u> (°C)	<u>Status</u>	Price/unit USD (100-999)	<u>Pack</u> Qty	DSCC Number	<u>Availability /</u> <u>Samples</u>
5962-8764502EA	J	116	-55 TO 125	ACTIVE	23.31	1		<u>Check stock</u> or order
UC1524AJ	<u>UTR</u>	116	-55 TO 125	ACTIVE	8.02	1		<u>Check stock</u> or order
UC1524AJ883B	<u>UTR</u>	116	-55 TO 125	ACTIVE	18.97	1	15962-8989901EA	<u>Check stock</u> or order
UC1524AL	<u>UTR</u>	120	-55 TO 125	ACTIVE	26.25	1		<u>Check stock</u> or order
UC1524AL/883B	L	120	-55 TO 125	ACTIVE	43.77	1	15962-8670402XA	<u>Check stock</u> or order

Application Reports

- ANALOG APPLICATIONS JOURNAL, FEBRUARY 2000 (SLYT012A Updated: 03/23/2000)
- <u>ANALOG APPLICATIONS JOURNAL, NOVEMBER 1999</u> (SLYT010A Updated: 03/23/2000)
- ELECTROSTATIC DISCHARGE APPLICATION NOTE (SSYA008 Updated: 05/05/1999)
- THERMAL CHARACTERISTICS OF LINEAR AND LOGIC PACKAGES USING JEDEC <u>PCB DESIGNS</u> (SZZA017A - Updated: 09/15/1999)

Table Data Updated on: 6/16/2000

SearchTech SupportCommentsSite MapTI&MEHome(c) Copyright2000 Texas Instruments Incorporated. All rights reserved.Trademarks, Important Notice!, Privacy Policy