


**CD54/74FCT843A, CD54/74FCT843BT
 CD54/74FCT844A, CD54/74FCT844BT**

July 1990



FUNCTIONAL DIAGRAM

9-Bit Transparent Latch, 3-State

 CD54/74FCT843A, CD54/74FCT843BT - Non-Inverting
 CD54/74FCT844A, CD54/74FCT844BT - Inverting

Type Features:

- Buffered inputs
- Typical propagation delay:
6.8ns @ VCC = 5V, TA = +25°C, CL = 50pF (FCT843A)

The CD54/74FCT843A, 843BT, 844A and 844BT transparent latches use a small-geometry BiCMOS technology. The output stage is a combination of bipolar and CMOS transistors that limits the output-HIGH level to two diode drops below VCC. This resultant lowering of output swing (0V to 3.7V) reduces power bus ringing (a source of EMI) and minimizes VCC bounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 32 to 48 milliamperes.

The CD54/74FCT843A, 843BT, 844A and 844BT outputs are transparent to the inputs when the Latch Enable (\overline{LE}) is HIGH. When the Latch Enable (\overline{LE}) goes LOW, the data is latched. The Output Enable (\overline{OE}) controls the 3-state outputs. When the Output Enable (\overline{OE}) is HIGH, the outputs outputs are in the high-impedance state. The latch operation is independent of the state of the Output Enable. These devices, having Preset (PRE) and Clear (CLR), are ideal for parity bus interfacing. When PRE is LOW, the outputs are HIGH if \overline{OE} is LOW. PRE overrides CLR. When CLR is LOW, the outputs are LOW if \overline{OE} is LOW. When CLR is HIGH, data can be entered into the latch.

The CD54/74FCT843A, 843BT, 844A and 844BT are supplied in 24-lead dual-in-line narrow-body plastic packages (EN suffix) and in 24-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over two temperature ranges: Commercial (0°C to +70°C) and Extended Industrial (-55°C to +125°C).

The CD54FCT843A and 844A are also available in chip form (H suffix). These unpackaged devices are operable over the -55°C to +125°C temperature range.

Family Features:

- SCR-latchup-resistant BiCMOS process and circuit design
- FCTXXXA - Speed of bipolar FAST™/AS/S;
FCTXXXBT - 30% faster than FAST/AS/S with significantly reduced power consumption
- 48/32-mA output sink current (commercial/extended industrial)
- Output voltage swing limited to 3.7V @ VCC = 5V
- Controlled output-edge rates
- Input/output isolation to VCC
- BiCMOS technology with low quiescent power

* FAST is a registered trademark of Fairchild Semiconductor Corp.

FUNCTION TABLES

| INPUTS | | | | | | OUT-PUTS | FUNCTION |
|--------|-----|----|----|----------------------|----------------------|----------|------------------|
| CLR | PRE | OE | LE | 843A/ 843BT Dn | 844A/ 844BT Dn | Yn | |
| H | H | H | X | X | X | Z | High Z |
| H | H | H | L | X | X | Z | Latched (High Z) |
| H | H | L | H | L | H | L | Transparent |
| H | H | L | H | H | L | H | Transparent |
| H | H | L | L | X | X | NC | Latched |
| H | L | L | X | X | X | H | Preset |
| L | H | L | X | X | X | L | Clear |
| L | L | L | X | X | X | H | Preset |
| L | H | H | L | X | X | Z | Latched (High Z) |
| H | L | H | L | X | X | Z | Latched (High Z) |

H = HIGH, L = LOW, X = immaterial,
 NC = No Change, Z = High Impedance

MAXIMUM RATINGS, Absolute-Maximum Values:

| | |
|---|-------------|
| DC SUPPLY-VOLTAGE (VCC) | -0.5V to 6V |
| DC INPUT DIODE CURRENT, I _{IK} (for V _I < -0.5V) | -20mA |
| DC OUTPUT DIODE CURRENT, I _{OK} (for V _O < -0.5V) | -50mA |
| DC OUTPUT SINK CURRENT per Output Pin, I _O | +70mA |
| DC OUTPUT SOURCE CURRENT per Output Pin, I _O | -30mA |
| DC VCC CURRENT (I _{CC}) | 237mA |
| DC GROUND CURRENT (I _{GND}) | 453mA |

POWER DISSIPATION PER PACKAGE (PD):

| | |
|--|------------------------------------|
| For TA = -55°C to +100°C (PACKAGE TYPE E) | 500mW |
| For TA = +100°C to +125°C (PACKAGE TYPE E) | Derate Linearly at 8mW/°C to 300mW |
| For TA = -55°C to +70°C (PACKAGE TYPE M) | 400mW |
| For TA = +70°C to +125°C (PACKAGE TYPE M) | Derate Linearly at 8mW/°C to 70mW |

OPERATING-TEMPERATURE RANGE (TA):

| | |
|---|-----------------|
| PACKAGE TYPE E, M | -55°C to +125°C |
| STORAGE TEMPERATURE (T _{stg}) | -65°C to +150°C |

LEAD TEMPERATURE (DURING SOLDERING):

| | |
|--|--------|
| At distance 1/16 in. ± 1/32 in. (1.59mm ± 0.79mm) from case for 10s maximum | +265°C |
| Unit inserted into PC board min. thickness 1/16 in. (1.59mm) with solder contacting lead tips only | +300°C |


RECOMMENDED OPERATING CONDITIONS:

The following are normal operating ranges for these devices. For maximum reliability, devices should always be operated within these ranges.

| CHARACTERISTIC | LIMITS | | UNITS |
|---|--------|-------|-------|
| | MIN | MAX | |
| Supply-Voltage Range, VCC*: CD74 Series, TA = 0°C to 70°C | 4.75 | 5.25 | V |
| CD54 Series, TA = -55°C to +125°C | 4.5 | 5.5 | V |
| DC Input Voltage, V _I | 0 | VCC | V |
| DC Output Voltage, V _O | 0 | ≤ VCC | V |
| Operating Temperature, TA | -55 | +125 | °C |
| Input Rise and Fall Slew Rate, d _t /d _v | 0 | 10 | ns/V |

* Unless otherwise specified, all voltages are referenced to ground.


CD54/74FCT843A, CD54/74FCT843BT TYPES



TERMINAL ASSIGNMENT

IEC LOGIC SYMBOL

CD54/74FCT844A, CD54/74FCT844BT TYPES



TERMINAL ASSIGNMENT

IEC LOGIC SYMBOL

STATIC ELECTRICAL CHARACTERISTICS

FCT Series: 74FCT Commercial Temperature Range, 0°C to +70°C; VCC max = 5.25V, VCC min = 4.75V
 54FCT Extended Industrial Temperature Range, -55°C to +125°C; VCC max = 5.5V, VCC min = 4.5V

| CHARACTERISTICS | | TEST CONDITIONS | | VCC (V) | AMBIENT TEMPERATURE (TA) | | | | | | UNITS |
|---|------|----------------------|---------|------------|--------------------------|------|--------------|------|-----------------|------|-------|
| | | | | | +25°C | | 0°C to +70°C | | -55°C to +125°C | | |
| | | VI (V) | IO (mA) | | MIN | MAX | MIN | MAX | MIN | MAX | |
| High-Level Input Voltage | VIH | | | 4.5 to 5.5 | 2 | - | 2 | - | 2 | - | V |
| Low-Level Input Voltage | VIL | | | 4.5 to 5.5 | - | 0.8 | - | 0.8 | - | 0.8 | V |
| High-Level Output Voltage | VOH | VIH or | -24 | MIN | 2.4 | - | 2.4 | - | - | - | V |
| | | VIL | -20 | MIN | 2.4 | - | - | - | 2.4 | - | V |
| Low-Level Output Voltage | VOL | VIH or | 48 | MIN | - | 0.55 | - | 0.55 | - | - | V |
| | | VIL | 32 | MIN | - | 0.55 | - | - | - | 0.55 | V |
| High-Level Input Current | IIH | VCC | | MAX | - | 0.1 | - | 1 | - | 1 | µA |
| Low-Level Input Current | IIL | GND | | MAX | - | -0.1 | - | -1 | - | -1 | µA |
| 3-State Leakage Current | IOZH | VCC | | MAX | - | 0.5 | - | 10 | - | 10 | µA |
| | IOZL | GND | | MAX | - | -0.5 | - | -10 | - | -10 | µA |
| Short-Circuit Output Current * | IOS | VCC or GND VO = 0 | | MAX | -75 | - | -75 | - | -75 | - | mA |
| Input Clamp Voltage | VIK | VCC or GND | -18 | MIN | - | -1.2 | - | -1.2 | - | -1.2 | V |
| Quiescent Supply Current, MSI | ICC | VCC or GND | 0 | MAX | - | 8 | - | 80 | - | 500 | µA |
| Additional Quiescent Supply Current per Input Pin TTL Inputs High, 1 Unit Load | ΔICC | 3.4V† | | MAX | - | 1.6 | - | 1.6 | - | 2 | mA |

* Not more than one output should be shorted at one time. Test duration should not exceed 100ms.

† Inputs that are not measured are at VCC or GND.

FCT Input Loading: All inputs are 1 unit load. Unit load is ΔICC limit specified in Static Characteristics Chart, e.g., 1.6mA max. @ +70°C.

PREREQUISITE FOR SWITCHING

| CHARACTERISTICS | SYMBOL | V _{CC} (V) | CD54/74FCT843A, 844A | | | | | CD54/74FCT843BT, 844BT | | | | | UNITS | | |
|-----------------|------------|------------------------|---------------------------------------|--|--------------|-----|-----------------|------------------------|-------|--|--------------|-----|-----------------|-----|------|
| | | | AMBIENT TEMPERATURE (T _A) | | | | | | | | | | | | |
| | | | +25°C | | 0°C to +70°C | | -55°C to +125°C | | +25°C | | 0°C to +70°C | | -55°C to +125°C | | |
| | | | TYP | | MIN | MAX | MIN | MAX | TYP | | MIN | MAX | MIN | MAX | |
| Pulse Width | LE | tW | 5† | | 4 | - | 5 | - | | | | | | | - ns |
| | PRE, CLR | tW | 5 | | 8 | - | 9 | - | | | | | | | - ns |
| Recovery Time | PRE, CLR | tREC | 5 | | 14 | - | 17 | - | | | | | | | - ns |
| Setup Time | Data to LE | tSU | 5 | | 2.5 | - | 2.5 | - | | | | | | | - ns |
| Hold Time | Data to LE | tH | 5 | | 2.5 | - | 3 | - | | | | | | | - ns |

†5V: min. is @ 4.5V

5V: min. is @ 4.75V for 0°C to +70°C

typ. is @ 5V

SWITCHING CHARACTERISTICS: t_r, t_f = 2.5ns, C_L = 50pF, R_L = See Figure 4

| CHARACTERISTICS | SYMBOL | V _{CC} (V) | CD54/74FCT843A, 844A | | | | | CD54/74FCT843BT, 844BT | | | | | UNITS | | |
|--|------------|------------------------|---------------------------------------|------|---------------------|-----|-----------------|------------------------|-------|---|--------------|-----|-----------------|-----|------|
| | | | AMBIENT TEMPERATURE (T _A) | | | | | | | | | | | | |
| | | | +25°C | | 0°C to +70°C | | -55°C to +125°C | | +25°C | | 0°C to +70°C | | -55°C to +125°C | | |
| | | | TYP | | MIN | MAX | MIN | MAX | TYP | | MIN | MAX | MIN | MAX | |
| Propagation Delays: | FCT843A/BT | tPLH, tPHL | 5† | 6.8 | 1.5 | 9 | 1.5 | 10 | | | | | | | - ns |
| Data to Outputs | FCT844A/BT | tPLH, tPHL | 5 | 7.5 | 1.5 | 10 | 1.5 | 12 | | | | | | | - ns |
| LE to Outputs | | tPLH, tPHL | 5 | 9 | 1.5 | 12 | 1.5 | 13 | | | | | | | - ns |
| PRE to Outputs | | tPLH | 5 | 9 | 1.5 | 12 | 1.5 | 14 | | | | | | | - ns |
| CLR to Outputs | | tPHL | 5 | 9.8 | 1.5 | 13 | 1.5 | 14 | | | | | | | - ns |
| Output Enable Times | FCT843A/BT | tPZL, tPZH | - | 10.5 | 1.5 | 14 | 1.5 | 15 | | | | | | | - ns |
| | FCT844A/BT | tPZL, tPZH | - | 10.5 | 1.5 | 14 | 1.5 | 15 | | | | | | | - ns |
| Output Disable Times | FCT843A/BT | tPLZ, tPHZ | - | 6 | 1.5 | 8 | 1.5 | 10 | | | | | | | - ns |
| | FCT844A/BT | tPLZ, tPHZ | - | 6 | 1.5 | 8 | 1.5 | 10 | | | | | | | - ns |
| Power Dissipation Capacitance | FCT843A/BT | CPD \$ | - | | | | | | | | | | | | pF |
| | FCT844A/BT | CPD \$ | - | | | | | | | | | | | | pF |
| Min. (Valley) VOHV During Switching of Other Outputs (Output Under Test Not Switching) | | VOHV See Fig. 1 | 5 | | 0.5 Typical @ +25°C | | | | | | | | | | V |
| Max. (Peak) VOLP During Switching of Other Outputs (Output Under Test Not Switching) | | VOLP See Fig. 1 | 5 | | 1 Typical @ +25°C | | | | | | | | | | V |
| Input Capacitance | | Cl | - | - | - | 10 | - | 10 | - | - | 10 | - | 10 | - | pF |
| 3-State Output Capacitance | | CO | - | - | - | 15 | - | 15 | - | - | 15 | - | 15 | - | pF |

†5V: min. is @ 5.5V

max. is @ 4.5V

5V: min. is @ 5.25V for 0°C to +70°C

max. is @ 4.75V for 0°C to +70°C

typ. is @ 5V

\$ CPD, measured per function, is used to determine the dynamic power consumption.

PD (per package) = V_{CC} ICC + Σ (V_{CC}² f CPD + VO² f_o CL + V_{CC} ΔICC D) where:V_{CC} = supply voltage


ΔICC = flow through current x unit load

CL = output load capacitance

D = duty cycle of input high

f_o = output frequencyf_i = input frequency




PARAMETER MEASUREMENT INFORMATION



NOTES:

1. VOLP is measured with respect to a ground reference near the output under test. VOHV is measured with respect to VOH.
2. Input pulses have the following characteristics:
 $\text{PRR} \leq 1\text{MHz}$, $\text{tr} = 2.5\text{ns}$, $\text{tf} = 2.5\text{ns}$, skew 1ns.
3. R.F. fixture with 700-MHz design rules required. IC should be soldered into test board and bypassed with $0.1\mu\text{F}$ capacitor. Scope and probes require 700-MHz bandwidth.

Figure 1 - Simultaneous switching transient waveforms.

Figure 2 - Data to Y_n propagation delays.

| TEST | SWITCH POSITION |
|------------------------|-----------------|
| tPLZ, tPZL, OPEN DRAIN | CLOSED |
| tPHZ, tPZH, tPLH, tPHL | OPEN |

Figure 4 - Three-state propagation delay times and test circuit.




Figure 3 - Latch Enable prerequisite times.




Figure 5 - Latch Enable propagation delays.