

DESCRIPTION

The MP2153 is a monolithic, step-down, switchmode converter with built-in, internal power MOSFETs. The MP2153 achieves 3A of continuous output current from a 2.5V to 5.5V input voltage range with excellent load and line regulation. The output voltage can be regulated as low as 0.6V.

The constant-on-time (COT) control scheme provides fast transient response and eases loop stabilization. Fault protections include cycle-bycycle current limiting and thermal shutdown.

The MP2153 is ideal for a wide range of applications, including solid-state drives, portable devices, and other low-power, lowvoltage systems.

The MP2153 requires a minimal number of readily available, standard, external components and is available in ultra-small SOT563 (1.6mmx1.6mm) or UTQFN-6 (1.2mmx1.6mm) packages.

FEATURES

- Low I_Q : 25 μ A
- 1.1MHz Switching Frequency
- EN for Power Sequencing
- 1% FB Accuracy
- Wide 2.5V to 5.5V Operating Input Range
- Output Adjustable from 0.6V
- Up to 3A Output Current
- 65mΩ and 35mΩ Internal Power MOSFET Switches
- 100% Duty On
- Output Discharge
- V_{OUT} Over-Voltage Protection (OVP)
- Short-Circuit Protection (SCP) with Hiccup Mode
- Power Good (for Fixed Output Version Only)
- Available in SOT563 (1.6mmx1.6mm) or UTQFN-6 (1.2mmx1.6mm) Packages

APPLICATIONS

- Solid-State Drives (SSD)
- Portable Instruments
- Battery-Powered Devices
- Multi-Function Printers

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION

LL: Lot number

ORDERING INFORMATION

* For Tape & Reel, add suffix –Z (e.g. MP2153GQFU–Z).

TOP MARKING (MP2153GQFU)

TOP MARKING (MP2153GQFU-12)

FU LL

FU: Product code of MP2153GQFU GP: Product code of MP2153GQFU-12 LL: Lot number

TOP MARKING (MP2153GQFU-18)

GR

TOP MARKING (MP2153GQFU-15)

LL GR: Product code of MP2153GQFU-18 LL: Lot number

GQ: Product code of MP2153GQFU-15 LL: Lot number

TOP MARKING (MP2153GQFU-25)

TOP MARKING (MP2153GQFU-33)

GТ LL

GU LL

GT: Product code of MP2153GQFU-25 LL: Lot number

GU: Product code of MP2153GQFU-33 LL: Lot number

PACKAGE REFERENCE

ORDERING INFORMATION

* For Tape & Reel, add suffix –Z (e.g. MP2153GTF–Z).

TOP MARKING (MP2153GTF)

AYTY

LLL

AYT: Product code of MP2153GTF Y: Year code LLL: Lot number

TOP MARKING (MP2153GTF-15)

BBQY

LLL

BBQ: Product code of MP2153GTF-15 Y: Year code LLL: Lot number

TOP MARKING (MP2153GTF-25)

BBTY

LLL

BBT: Product code of MP2153GTF-25 Y: Year code LLL: Lot number

TOP MARKING (MP2153GTF-12)

BBPY

LLL.

BBP: Product code of MP2153GTF-12 Y: Year code LLL: Lot number

TOP MARKING (MP2153GTF-18)

BBRY

LLL

BBR: Product code of MP2153GTF-18 Y: Year code LLL: Lot number

TOP MARKING (MP2153GTF-33)

BBUY

LLL

BBU: Product code of MP2153GTF-33 Y: Year code LLL: Lot number

PACKAGE REFERENCE

PIN FUNCTIONS

ABSOLUTE MAXIMUM RATINGS (1)

Recommended Operating Conditions **(3)**

Supply voltage (V_{IN})2.5V to 5.5V Operating junction temp. (T_J) ... -40°C to +125°C

JESD51-7 **(6)** 173 127 ... °C/W

NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J $(MAX)-T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- Measured on EV2153-TF-00A, 2-layer PCB, 63mmx63mm.
- 5) Measured on EV2153-QFU-00A, 2-layer PCB, 63mmx63mm.
- 6) Measured on JESD51-7, 4-layer PCB. The value of θ_{JA} given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values are calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.

ELECTRICAL CHARACTERISTICS

 V_{IN} = 3.6V, T_J = -40°C to +125°C ⁽⁷⁾, typical value is tested at T_J = +25°C. The limit over **temperature is guaranteed by characterization, unless otherwise noted.**

ELECTRICAL CHARACTERISTICS *(continued)*

 V_{IN} = 3.6V, T_J = -40°C to +125°C ⁽⁷⁾, typical value is tested at T_J = +25°C. The limit over **temperature is guaranteed by characterization, unless otherwise noted.**

NOTES:

7) Not tested in production. Guaranteed by over-temperature correlation.

8) Guaranteed by engineering sample characterization.

TYPICAL CHARACTERISTICS

 $V_{IN} = 3.6V$, $V_{OUT} = 1.2V$, $L = 1\mu H$, $C_{OUT} = 22\mu F$, $T_A = +25^{\circ}C$, unless otherwise noted.

0 0.5 1 1.5 2 2.5 3 3.5
Output Current (A)

0

60

0.001 0.010 0.100 1.000

Output Current (A)

Vout=2.5V

TYPICAL CHARACTERISTICS *(continued)*

 $V_{IN} = 3.6V$, $V_{OUT} = 1.2V$, $L = 1\mu H$, $C_{OUT} = 22\mu F$, $T_A = +25^{\circ}C$, unless otherwise noted.

Quiescent Current vs. Temperature EN Rising and Falling Threshold

VIN Rising and Falling Threshold vs. Temperature

Switch Frequency vs. Temperature

TYPICAL CHARACTERISTICS *(continued)*

 $V_{IN} = 3.6V$, $V_{OUT} = 1.2V$, $L = 1\mu H$, $C_{OUT} = 22\mu F$, $T_A = +25^{\circ}C$, unless otherwise noted.

Reference Voltage vs. Temperature **Peak Current Limit vs. Temperature**

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 5V, V_{OUT} = 1.2V, L = 1µH, C_{OUT} = 22µF, T_A = +25°C, unless otherwise noted.

VIN Power-Up $I_{OUT} = 3A$

VIN Shutdown $I_{OUT} = 3A$

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

VIN = 5V, VOUT = 1.2V, L = 1μH, COUT = 22μF, TA = +25°C, unless otherwise noted.

EN Shutdown $I_{OUT} = 3A$

TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

VIN = 5V, VOUT = 1.2V, L = 1μH, COUT = 22μF, TA = +25°C, unless otherwise noted.

Short-Circuit Entry Short-Circuit State

Short-Circuit Recovery

BLOCK DIAGRAM

Figure 1: Functional Block Diagram

Option 1: FB pin is only for MP2153XXX Option 2: PG pin is only for MP2153XXX-XX

OPERATION

The MP2153 uses constant-on-time (COT) control with input voltage feed-forward to stabilize the switching frequency over the entire input range. The MP2153 achieves 3A of continuous output current from a 2.5V to 5.5V input voltage range with excellent load and line regulation. The output voltage can be regulated as low as 0.6V.

Constant-On-Time (COT) Control

Compared to fixed frequency pulse-width modulation (PWM) control, COT control offers a simpler control loop and faster transient response. By using input voltage feed-forward, the MP2153 maintains a fairly constant switching frequency across the input and output voltage ranges. The switching pulse on time can be estimated with Equation (1):

$$
T_{ON} = \frac{V_{OUT}}{V_{IN}} \cdot 0.91
$$
 (1)

To prevent inductor current runaway during the load transient, the MP2153 has a fixed minimum off time of 100ns.

Sleep Mode Operation

The MP2153 features sleep mode to achieve high efficiency at extremely light loads. In sleep mode, all of the circuit blocks, except the error amplifier and PWM comparator, are turned off. Therefore, the operation current is reduced to a minimal value (see Figure 2).

Figure 2: Operation Blocks at Sleep Mode

When the load becomes lighter, the ripple of the output voltage increases and drives the error amplifier output (EAO) lower. When the EAO reaches an internal low threshold, it is clamped at that level, and the MP2153 enters sleep mode. During sleep mode, the valley of the FB voltage (V_{FB}) is regulated to the internal reference voltage (V_{REF}) . Therefore, the average output voltage is slightly higher than the output voltage at discontinuous conduction mode (DCM) or continuous conduction mode (CCM). The on-time pulse at sleep mode is slightly larger than that in DCM or CCM. Figure 3 shows the average V_{FB} relationship with the internal reference at sleep mode.

Figure 3: FB Average Voltage at Sleep Mode

When the MP2153 is in sleep mode, the average output voltage is higher than the internal reference voltage. The EAO is kept low and clamped in sleep mode. When the load increases, the PWM switching period decreases to keep the output voltage regulated, and the output voltage ripple decreases relatively. Once the EAO is higher than the internal low threshold, the MP2153 exits sleep mode and enters either DCM or CCM, depending on the load. In DCM or CCM, the EA regulates the average output voltage to the internal reference (see Figure 4).

Figure 4: DCM Control

There is always a loading hysteresis when entering and exiting sleep mode due to the error amplifier clamping response time.

AAM Operation at Light-Load Operation

The MP2153 enters advanced asynchronous modulation (AAM) power-save mode when the zero-current cross detection (ZCD) is triggered during light-load condition (see Figure 5).

The AAM current (I_{AAM}) is set internally. The SW on pulse time is decided by either the on-time generator or AAM comparator. The on time is determined by the longer value between the two. If the AAM comparator pulse is longer than the on-time generator, the on time is determined by the AAM comparator (see Figure 6).

Figure 5: Simplified AAM Control Logic

Figure 6: AAM Comparator Control Ton

If the AAM comparator pulse is shorter than the on-time generator, the operation mode is as shown in Figure 7.

Figure 7: On-Time Control Ton

Figure 8 shows the AAM threshold decreasing as T_{ON} increases gradually. The load current needs more than half of the AAM threshold to enter CCM.

Figure 8: AAM Threshold Decreasing as Ton Increases

It is recommended to design the inductor peakto-peak current to be higher than the AAM threshold. The MP2153 has a ZCD to determine when the inductor current begins to reverse. When the inductor current reaches the ZCD threshold, the low-side switch turns off.

AAM mode and the ZCD circuit together make the MP2153 work in DCM continuously, even for large duty cycle applications.

Enable (EN)

When the input voltage is greater than the under-voltage lockout (UVLO) threshold (typically 2.3V), the MP2153 can be enabled by pulling EN above 1.2V. Leave EN floating or pull EN down to ground to disable the MP2153. There is an internal 1MΩ resistor from EN to ground.

When the device is disabled, the MP2153 enters output discharge mode automatically. Its internal discharge MOSFET provides a resistive discharge path for the output capacitor.

Soft Start (SS)

The MP2153 has a built-in soft start that ramps up the output voltage at a controlled slew rate to prevent an overshoot during start-up. The soft-start time is about 0.5ms, typically.

Current Limit

The MP2153 has a minimum 4A high-side switch current limit. When the high-side switch reaches its current limit, the MP2153 remains in hiccup mode until the current drops. This prevents the inductor current from continuing to rise and damaging components.

Short Circuit and Recovery

The MP2153 enters short-circuit protection (SCP) mode when it reaches the current limit and attempts to recover with hiccup mode. The MP2153 disables the output power stage, discharges the internal soft-start capacitor, and then attempts to soft start again automatically. If the short-circuit condition remains after the soft start ends, the MP2153 repeats this cycle until the short circuit disappears and the output rises back to the regulation level.

Over-Voltage Protection (V_{OUT} OVP)

The MP2153 monitors the feedback voltage to detect a possible output over-voltage event. When the V_{FB} rises above 115% of the regulation voltage, the MP2153 enters a dynamic regulation period. During this period, the low-side switch is forced to turn on until the low-side current drops to -1.5A. The current discharges the output voltage and attempts to pull it down to the normal regulation range.

If the over-voltage condition persists, the lowside switch turns on again after a 1 μ s delay. The MP2153 exits this mode when the V_{FB} drops below 105% of the V_{REF} . If the dynamic regulation cannot reduce the over-voltage condition, and the input rises above the 6.1V input over-voltage protection (OVP) threshold at the same time, the MP2153 stops switching until the input voltage drops below 5.7V. The MP2153 then resumes operation.

Power Good Indicator (only for MP2153XXX-XX)

The MP2153XXX-XX has an open-drain output and requires an external pull-up resistor (100 \sim 500kΩ) for power good (PG) indication. When the V_{FB} is within -10% / +15% of the regulation voltage, the PG voltage (V_{PG}) is pulled up to $V_{\text{OUT}}/V_{\text{IN}}$ by the external resistor. If the V_{FB} exceeds this window, the internal MOSFET pulls PG to ground. The MOSFET has a maximum $R_{DS(ON)}$ of less than 400 Ω .

APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider sets the output voltage (see the Typical Application Circuit shown in Figure 11). Select a feedback resistor (R1) that will reduce the V_{OUT} leakage current (typically between 100 - 200kΩ). There is no strict requirement on the feedback resistor. An R1 value higher than 10kΩ is reasonable for most applications. Then determine R2 with Equation (2):

$$
R2 = \frac{R1}{\frac{V_{\text{out}}}{0.6} - 1}
$$
 (2)

Figure 9 shows the feedback circuit.

Figure 9: Feedback Network

Table 1 lists the recommended resistor values for common output voltages.

Table 1: Resistor Values for Common Output Voltages

$V_{OUT} (V)$	$R1$ (k Ω)	$R2 (k\Omega)$
1.0	200 (1%)	300 (1%)
1.2	200 (1%)	200 (1%)
1.8	200 (1%)	100(1%)
2.5	200 (1%)	63.2 (1%)
3.3	200 (1%)	44.2 (1%)

Selecting the Inductor

Most applications work best with a 1 - 2.2µH inductor. Select an inductor with a DC resistance less than 50mΩ to optimize efficiency.

High-frequency, switch-mode power supplies with a magnetic device have strong, electronic, magnetic system inference. Unshielded power inductors are not recommended due to poor magnetic shielding. Shield inductors, such as For simplification, choose an input capacitor with an RMS current rating greater than half of metal alloy or multiplayer chip power, are recommended for applications since they can decrease influence effectively. Table 2 lists some recommended inductors.

Table 2: Recommended Inductor List

Manufacturer P/N	Inductance (µH) Manufacturer	
PIFE25201B- 1R0MS	1.0	CYNTEC CO. חד ו
74437324010		Wurth

For most designs, estimate the inductance value with Equation (3):

$$
L_{1} = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{V_{\text{IN}} \times \Delta I_{\text{L}} \times f_{\text{OSC}}}
$$
(3)

Where ΔI_L is the inductor ripple current.

Choose an inductor current that is approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (4):

$$
I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}
$$
 (4)

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. Low ESR ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 22µF capacitor is sufficient. Higher output voltages may require a 44μF capacitor to increase system stability.

The input capacitor absorbs the input switching current and requires an adequate ripple current rating. Estimate the RMS current in the input capacitor with Equation (5):

$$
I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}
$$
(5)

The worst-case condition occurs at $V_{IN} = 2V_{OUT}$, shown in Equation (6):

$$
I_{C1} = \frac{I_{LOAD}}{2}
$$
 (6)

the maximum load current. The input capacitor can be electrolytic, tantalum, or ceramic. When

1/7/2019 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2019 MPS. All Rights Reserved.

using electrolytic or tantalum capacitors, add a small, high-quality, 0.1μF ceramic capacitor as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be estimated with Equation (7) :

$$
\Delta V_{IN} = \frac{I_{LOAD}}{f_s \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)
$$
(7)

Selecting the Output Capacitor

The output capacitor (C2) stabilizes the DC output voltage. Low ESR ceramic capacitors are recommended for limiting the output voltage ripple. Estimate the output voltage ripple with Equation (8):

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_s \times L_1} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_s \times C2}\right)_{(8)}
$$

Where L_1 is the inductor value, and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

When using ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes most of the output voltage ripple. For simplification, the output voltage ripple can be estimated with Equation (9):

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_s^2 \times L_1 \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \tag{9}
$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with (Equation (10):

$$
\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_s \times L_1} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}
$$
(10)

The characteristics of the output capacitor also affect the stability of the regulation system.

PCB Layout Guidelines

Efficient layout of the switching power supplies is critical for stable operation. For the highfrequency switching converter, a poor layout design could result in poor line or load regulation and stability issues. For best results, refer to Figure 10 and follow the guidelines below.

- 1. Place the high-current paths (GND, VIN, and SW) very close to the device with short, direct, and wide traces.
- 2. Place the input capacitor as close to the VIN and GND pins as possible.
- 3. Place the external feedback resistors next to the FB pin.
- 4. Keep the switching node (SW) short and away from the feedback network.
- 5. Keep the VOUT sense line as short as possible or away from the power inductor, especially the surrounding inductor.

Figure 10: Recommended Layout for MP2153GTF

TYPICAL APPLICATION CIRCUITS

Figure 12: Typical Application Circuit for MP2153XXX-XX NOTE: VIN < 3.3V applications may require more input capacitors.

PACKAGE INFORMATION

SOT563 (1.6mmx1.6mm)

TOP VIEW **BOTTOM VIEW**

FRONT VIEW

NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS.

2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH,

PROTRUSION OR GATE BURR.

3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.

4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.

5) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN

PACKAGE INFORMATION *(continued)*

UTQFN-6 (1.2mmx1.6mm)

TOP VIEW

NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX. 3) JEDEC REFERENCE IS MO-220. 4) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.