











#### DS8921, DS8921A, DS8921AT

SNLS374D -MAY 1998-REVISED JANUARY 2015

# DS8921x Differential Line Driver and Receiver Pair

#### **Features**

- 12-ns Typical Propagation Delay
- Output Skew: 0.5 ns Typical
- Meets the Requirements of EIA Standard RS-422
- Complementary Driver Outputs
- High Differential or Common-Mode Input Voltage Ranges of ±7 V
- ±0.2 V Receiver Sensitivity Over the Input Voltage Range
- Receiver Input Hysteresis: 70 mV Typical
- DS8921AT Industrial Temperature Operation:  $(-40^{\circ}C \text{ to } +85^{\circ}C)$

### 2 Applications

- Differential Line Driver and Receiver for:
  - ST506 Disk Drive Standard
  - ST412 Disk Drive Standard
  - **ESDI Disk Drive Standard**
  - RS-422 Interface

### 3 Description

The DS8921, DS8921A, and DS8921AT devices are differential line driver and receiver pairs designed specifically for applications meeting the ST506, ST412, and ESDI disk drive standards. In addition, these devices meet the requirements of the EIA standard RS-422.

The DS8921x receivers offer an input sensitivity of 200 mV over a ±7 V common mode operating range. Hysteresis is incorporated (typically 70 mV) to improve noise margin for slowly changing input waveforms.

The DS8921x drivers are designed to provide unipolar differential drive to twisted-pair or parallel wire transmission lines. Complementary outputs are logically ANDed and provide an output skew of 0.5 ns (typical) with propagation delays of 12 ns.


The DS8921x devices are designed to be compatible with TTL and CMOS.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
DS8921	SOIC (8)	4.90 mm x 3.91 mm
DS8921A DS8921AT	PDIP (8)	9.81 mm x 6.35 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Application Block Diagram



#### Simplified Functional Block Diagram





#### **Table of Contents**

1	Features 1	8.1 Overview
2	Applications 1	8.2 Functional Block Diagram
3	Description 1	8.3 Feature Description
4	Revision History2	8.4 Device Functional Modes
5	Pin Configuration and Functions	9 Application and Implementation
6	Specifications	9.1 Application Information
•	6.1 Absolute Maximum Ratings 3	9.2 Typical Application
	6.2 ESD Ratings	10 Power Supply Recommendations 12
	6.3 Recommended Operating Conditions	11 Layout 12
	6.4 Electrical Characteristics	11.1 Layout Guidelines12
	6.5 Receiver Switching Characteristics5	11.2 Layout Example12
	6.6 Driver Switching Characteristics: Single-Ended	12 Device and Documentation Support 13
	Characteristics 5	12.1 Related Links1
	6.7 Driver Switching Characteristics: Differential	12.2 Trademarks
	Characteristics 5	12.3 Electrostatic Discharge Caution
	6.8 Typical Characteristics	12.4 Glossary 15
7	Parameter Measurement Information 6	13 Mechanical, Packaging, and Orderable
	7.1 AC Test Circuits and Switching Diagrams 6	Information 13
8	Detailed Description 8	

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision C (April 2013) to Revision D

Page


#### Changes from Revision B (November 2004) to Revision C

Page

Changed layout of National Data Sheet to TI format.



## 5 Pin Configuration and Functions



**Pin Functions** 

P	PIN		DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
DIFFERENTIA	DIFFERENTIAL SIGNALING I/O					
DI	3	I	TTL/CMOS Compatible Driver Input			
DO+, DO-	6, 5	0	Inverting and non-inverting differential driver outputs			
RI+, RI-	8, 7	I	Inverting and non-inverting differential receiver inputs			
RO	2	0	Receiver Output Pin			
POWER	•	•				
GND	4	Power	Ground Pin			
VCC	1	Power	Supply pin, provide 5-V supply			

### 6 Specifications

# 6.1 Absolute Maximum Ratings(1)(2)

	MIN	MAX	UNIT
Supply Voltage		7	V
Driver Input Voltage	-0.5	7	V
Output Voltage		5.5	V
Receiver Output Sink Current		50	mA
Receiver Input Voltage	-10	10	V
Differential Input Voltage	-12	12	V
Maximum Package Power Dissipation at 25°C: D Package		730	mW
Maximum Package Power Dissipation at 25°C: P Package		1160	mW
Derate D Package, above 25°C		9.3	mW/°C
Derate P Package, above 25°C		5.8	mW/°C
Lead Temperature		260	°C
(Soldering, 4 sec.)		260	°C
Maximum Junction Temperature		150	°C
Storage Temperature, T <sub>stg</sub>	-65	165	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> If Military/Aerospace specified devices are required, please contact the Texas Instrument Sales Office/ Distributors for availability and specifications.



### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
Supply Voltage	4.5	5.5	V
Temperature (T <sub>A</sub> ): DS8921/DS8921A	0	70	°C
Temperature (T <sub>A</sub> ): DS8921AT	-40	85	ô

#### 6.4 Electrical Characteristics

Over operating free-air temperature range unless otherwise noted. (1)(2)(3)

	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RECEIVE	ER .				
$V_{TH}$	-7 V ≤ V <sub>CM</sub> ≤ +7 V	-200	±35	+200	mV
$V_{HYST}$	-7 V ≤ V <sub>CM</sub> ≤ +7 V	15	70		mV
R <sub>IN</sub>	V <sub>IN</sub> = −7 V, +7 V, (Other Input = GND)	4.0	6.0		kΩ
1	V <sub>IN</sub> = 10 V			3.25	mA
I <sub>IN</sub>	V <sub>IN</sub> = −10 V			-3.25	mA
V <sub>OH</sub>	I <sub>OH</sub> = -400 μA	2.5			V
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA			0.5	V
I <sub>SC</sub>	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	-15		-100	mA
DRIVER		•			
$V_{IH}$		2.0			V
$V_{IL}$				0.8	V
I <sub>IL</sub>	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$		-40	-200	μΑ
I <sub>IH</sub>	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$			20	μΑ
II	$V_{CC} = MAX$ , $V_{IN} = 7.0 V$			100	μΑ
V <sub>CL</sub>	V <sub>CC</sub> = MIN, I <sub>IN</sub> = −18 mA			-1.5	V
$V_{OH}$	$V_{CC} = MIN$ , $I_{OH} = -20 \text{ mA}$	2.5			V
$V_{OL}$	$V_{CC} = MIN$ , $I_{OL} = +20 \text{ mA}$			0.5	V
l <sub>OFF</sub>	$V_{CC} = 0V, V_{OUT} = 5.5 V$			100	μΑ
$ V_T  -  \overline{VT} $	Ī			0.4	V
V <sub>T</sub>		2.0			V
$ V_{OS} - \overline{V}_{C} $	e			0.4	V
I <sub>SC</sub>	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	-30		-150	mA
DRIVER	AND RECEIVER				
Icc	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = Logic 0			35	mA

<sup>(1)</sup> All currents into device pins are shown as positive values; all currents out of the device are shown as negative; all voltages are referenced to ground unless otherwise specified. All values shown as max or min are classified on absolute value basis.

Submit Documentation Feedback

Copyright © 1998–2015, Texas Instruments Incorporated

<sup>(2)</sup> All typical values are V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>(3)</sup> Only one output at a time should be shorted.



#### 6.5 Receiver Switching Characteristics

	<b>3</b>						
	TEST CONDITIONS	MIN	TYP	MAX 8921	MAX 8921A	MAX 8921AT	UNIT
t <sub>pLH</sub>	C <sub>L</sub> = 30 pF		14	22.5	20	20	ns
	(Figure 3 and Figure 4)						
t <sub>pHL</sub>	$C_L = 30 \text{ pF}$		14	22.5	20	20	ns
	(Figure 3 and Figure 4)						
t <sub>pLH</sub> -t <sub>pHL</sub>	C <sub>L</sub> = 30 pF		0.5	5	3.5	5	ns
	(Figure 3 and Figure 4)						

### 6.6 Driver Switching Characteristics: Single-Ended Characteristics

	TEST CONDITIONS	MIN	TYP	MAX 8921	MAX 8921A	MAX 8921AT	UNIT
t <sub>pLH</sub>	C <sub>L</sub> = 30 pF		10	15	15	15	ns
	(Figure 5 and Figure 6)						
t <sub>pHL</sub>	C <sub>L</sub> = 30 pF		10	15	15	15	ns
	(Figure 5 and Figure 6)						
t <sub>TLH</sub>	$C_L = 30 \text{ pF}$		5	8	8	9.5	ns
	(Figure 9 and Figure 10)						
t <sub>THL</sub>	$C_L = 30 \text{ pF}$		5	8	8	9.5	ns
	(Figure 9 and Figure 10)						
Skew	CL = 30 pF <sup>(1)</sup>		1	5	3.5	3.5	ns
	(Figure 5 and Figure 6)						

<sup>(1)</sup> Difference between complementary outputs at the 50% point.

# 6.7 Driver Switching Characteristics: Differential Characteristics<sup>(1)</sup>


	TEST CONDITIONS	MIN	ТҮР	MAX 8921	MAX 8921A	MAX 8921AT	UNIT
$t_{pLH}$	C <sub>L</sub> = 30 pF		10	15	15	15	ns
	(Figure 5, Figure 7, and Figure 8)						
$t_{pHL}$	C <sub>L</sub> = 30 pF		10	15	15	15	ns
	(Figure 5, Figure 7, and Figure 8)						
t <sub>pLH</sub> -t <sub>pHL</sub>	C <sub>L</sub> = 30 pF		0.5	6	2.75	2.75	ns
	(Figure 5, Figure 7, and Figure 8)						

<sup>(1)</sup> Differential Delays are defined as calculated results from single ended rise and fall time measurements. This approach in establishing AC performance specifications has been taken due to limitations of available Automatic Test Equipment (ATE). The calculated ATE results assume a linear transition between measurement points and are a result of the following equations:  $T_{cr} = T_{ra} - T_{ra} - T_{ra} - T_{rb} + T_{rb}$  Where:  $T_{cr} = Crossing Point T_{ra}, T_{rb}, T_{fa} \text{ and } T_{fb} \text{ are time measurements with respect to the input. See Figure 8.}$ 

Copyright © 1998–2015, Texas Instruments Incorporated

#### 6.8 Typical Characteristics

Test Setup: Figure 5. Data Rate, Test Pattern: 2 Mbps, 1010 Pattern. T: 25°C



#### 7 Parameter Measurement Information

### 7.1 AC Test Circuits and Switching Diagrams




Figure 3. Test Circuit for Receiver Output




Figure 4. Receiver Propagation Delay




Figure 5. Driver Test Circuit



### **AC Test Circuits and Switching Diagrams (continued)**




Figure 6. Driver Single-Ended Propagation Delay




Figure 7. Driver Differential Propagation Delay




Figure 8. Driver Delay ATE Testing




Figure 9. Driver Output Transition Time




Figure 10. Driver Output Transition Time




### 8 Detailed Description

#### 8.1 Overview

The DS8921x devices are each a differential line driver and receiver pair in a single package. The devices are designed specifically for ST506, ST412, and ESDI disk drive standards, as well as RS-422 interface applications. The DS8921 and DS8921A are rated at a commercial temperature range of 0°C to 70°C, whereas the DS8921AT is rated at an extended temperature range of -40°C to +85°C.

#### 8.2 Functional Block Diagram



### 8.3 Feature Description

The DS8921x devices each contain a differential driver and receiver.

The driver converts a TTL or CMOS input to complementary outputs that provide differential drive to a twisted-pair or parallel wire transmission line. The receiver converts the differential signals at its input pins to a TTL output. The receiver offers an input sensitivity of ±200 mV and supports a common-mode input voltage of ±7 V.

#### 8.4 Device Functional Modes

**Table 1. Function Table** 

REC	EIVER	DRIVER			
INPUT	OUTPUT	INPUT	ОИТ	PUT	
RI+, RI-	RO	DI	DO+	DO-	
$V_{ID}^{(1)} \ge V_{TH} (MAX)$	1	1	1	0	
$V_{ID}^{(1)} \le V_{TH} (MIN)$	0	0	0	1	
Open	1				

(1)  $V_{ID}$  is the input differential voltage between RI+ and RI-.



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The DS8921 is a differential line driver and receiver pair in a single package, designed for applications for the ST506, ST412, and ESDI Disk Drive Standards. The DS8921 is compatible to EIA RS-422 signaling standards, supporting 200-mV input sensitivity across a ±7-V common mode operating range. This transceiver is intended for driving differential signal across long transmission lines and translating received differential signals into their CMOS/TTL single-ended equivalence. The DS8921 transmits and reproduces received data in communications links where ground reference difference, or noisy environment are common.

#### 9.2 Typical Application

Figure 11 shows a typical implementation of the DS8921x device in a ST506 and ST412 disk drive application. The differential outputs of the driver are connected to a twisted-pair transmission line, carrying data from the driver to the differential receiver at the other end of the cable. A differential termination resistor should be connected across the input pins of the receiver.




Figure 11. ST506 and ST412 Application



#### **Typical Application (continued)**


#### 9.2.1 Design Requirements


- Apply TTL or LVCMOS signal to driver input at DI
- Transmit complementary outputs at DO+ and DO-
- · Receive complimentary input signals at RI+ and RI-
- · Receive TTL output signal at RO
- Use controlled-impedance transmission lines such as printed circuit board traces, twisted-pair wires or parallel wire cable
- Place terminating resistor at the far end of the differential pair

### 9.2.2 Detailed Design Procedure

- Connect VCC and GND pins to the power and ground planes of the printed circuit board, with 0.1-uF bypass capacitor
- Use TTL/LVCMOS logic levels at DI and RO
- Use controlled-impedance transmission media for the differential signals DI+- and RO+-
- · Place a terminating resistor at the far-end of the differential pair to avoid reflection
- Ensure the received complimentary signals at RO+ and RO- are within the signal threshold of ±200 mV

### 9.2.3 Application Curves






Submit Documentation Feedback

Copyright © 1998–2015, Texas Instruments Incorporated



### **Typical Application (continued)**





### 10 Power Supply Recommendations

TI recommends connecting the supply (VCC) and ground (GND) pins to power planes that are routed on adjacent layers of the PCB. Additionally, careful attention should be paid to bypassing the supply using a capacitor. A 0.1-µF bypass capacitor should be connected to the VCC pin such that the capacitor is as close as possible to the device.

#### 11 Layout

#### 11.1 Layout Guidelines

High-speed interconnects should be treated as transmission lines with a controlled impedance. The differential interconnect can be a pair of printed-circuit board (PCB) traces, twisted-pair wires, or a parallel wire cable. A termination resistor should be placed at the differential input, and the resistor value should be approximately the same as the differential impedance of the transmission line to minimize reflections.

It is preferable to connect the VCC and GND pins to the power and ground planes using plated-through-holes. Additionally, a 0.1-µF bypass capacitor should be placed close to the VCC pin across VCC and GND.

Place a terminating resistor at the receiving end of the interconnect transmission line, as close as possible to the input pins of the receiver. The terminating resistor value should be approximately the same as the differential pair impedance to minimize reflection, and the transmission line should have a controlled impedance with minimum impedance discontinuities.

The input and output differential signals of the device should have traces that are routed exclusively on one layer of the board, and the differential pairs should also be routed away from other differential pairs in order to minimize crosstalk between transmission lines. Additionally, the differential pairs should have a controlled impedance with minimum impedance discontinuities and be terminated with a resistor that is closely matched to the differential pair impedance in order to minimize transmission line reflections. The differential pairs should be routed with uniform trace width and spacing to minimize impedance mismatch.

#### 11.2 Layout Example




Figure 16. DS8921 Example Layout



### 12 Device and Documentation Support

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
DS8921	Click here	Click here	Click here	Click here	Click here
DS8921A	Click here	Click here	Click here	Click here	Click here
DS8921AT	Click here	Click here	Click here	Click here	Click here

#### 12.2 Trademarks

All trademarks are the property of their respective owners.

### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: DS8921 DS8921A DS8921AT





25-Aug-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
DS8921AM	LIFEBUY	SOIC	D	8	95	TBD	Call TI	Call TI	0 to 70	DS89 21AM	
DS8921AM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	DS89 21AM	Samples
DS8921AMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	DS89 21AM	Samples
DS8921ATM	LIFEBUY	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	DS892 1ATM	
DS8921ATM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	DS892 1ATM	Samples
DS8921M/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	DS892 1M	Samples
DS8921MX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	DS892 1M	Samples
DS8921N/NOPB	LIFEBUY	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 70	DS8921N	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



### PACKAGE OPTION ADDENDUM

25-Aug-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-Aug-2016

### TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS8921AMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
DS8921MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 10-Aug-2016




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS8921AMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
DS8921MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

# D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.