COMPLIANT HALOGEN

FREE




Vishay Siliconix

Dual N-Channel 75-V (D-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A)	Q _g (Typ.)			
75	0.186 at V _{GS} = 10 V	4 ^e	2.1 nC			
	0.228 at V _{GS} = 4.5 V	4 ^e	2.1110			

FEATURES


- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET[®] Power MOSFET
- Low Thermal Resistance PowerPAK[®]
 Package with Small Size and Low 1.07 mm
 Profile



- 100 % UIS Tested
- Compliant to RoHS Directive 2002/95/EC

APPLICATIONS

POL



N-Channel MOSFET

N-Channel MOSFET

PowerPAK 1212-8

Ordering Information: SiS902DN-T1-GE3 (Lead (Pb)-free and Halogen-free)

Bottom View

Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V _{DS}	75	V	
Gate-Source Voltage		V _{GS}	± 20	v	
	T _C = 25 °C		4 ^e		
Continuous Drain Current /T 150 °C	T _C = 70 °C		4 ^e	A	
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	I _D	3 ^{a, b}		
	T _A = 70 °C		2.4 ^{a, b}		
Pulsed Drain Current		I _{DM}	8		
Avalanche Current	1 0.1 ml l	I _{AS}	2		
Single-Pulse Avalanche Energy	L = 0.1 mH	E _{AS}	0.2	mJ	
	T _C = 25 °C		15.4		
Mayimum Daylar Dissination	T _C = 70 °C	ь	9.9	w	
Maximum Power Dissipation	T _A = 25 °C	P _D	3.1 ^{a, b}		
	T _A = 70 °C		2 ^{a, b}		
Operating Junction and Storage Temperature R	T _J , T _{stg}	- 55 to 150	°C		
Soldering Recommendations (Peak Temperatur		260			

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. t = 10 s
- c. See Solder Profile (www.vishay.com/doc?73257). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- d. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- e. Package limited.



THERMAL RESISTANCE RATINGS							
Parameter		Symbol	Typical	Maximum	Unit		
Maximum Junction-to-Ambient ^{a, b}	t ≤ 10 s	R _{thJA}	32	40	°C/W		
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	6.4	8.1			

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. Maximum under Steady State conditions is 78 $^{\circ}\text{C/W}.$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V_{DS}	V_{GS} = 0 V, I_D = 250 μA	75			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = 250 μA		81		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	5 '		- 5		1110/ C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.2		2.5	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
7 0		V _{DS} = 75 V, V _{GS} = 0 V			1		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 75 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	_S = 75 V, V _{GS} = 0 V, T _J = 55 °C		10	- μΑ	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	8			Α	
5	В	$V_{GS} = 10 \text{ V}, I_D = 3 \text{ A}$		0.155	0.186	Ω	
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 2.7 \text{ A}$		0.190	0.228		
Forward Transconductance ^a	9 _{fs}	$V_{DS} = 15 \text{ V}, I_{D} = 3 \text{ A}$		10		S	
Dynamic ^b	<u>'</u>						
Input Capacitance	C _{iss}			175		pF	
Output Capacitance	C _{oss}	$V_{DS} = 38 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		30			
Reverse Transfer Capacitance	C _{rss}			18			
Total Gate Charge	Qg	$V_{DS} = 38 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 3 \text{ A}$		3.9	6		
Total date onarge				2.1	3.2	nC	
Gate-Source Charge	Q_{gs}	$V_{DS} = 38 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 3 \text{ A}$		0.8			
Gate-Drain Charge	Q_gd			0.6			
Gate Resistance	R_{g}	f = 1 MHz	0.4	2	4	Ω	
Turn-On Delay Time	t _{d(on)}			17	26		
Rise Time	t _r	V_{DD} = 38 V, R_L = 16 Ω		18	27	ne	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 2.4 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		12	20		
Fall Time	t _f			9	18		
Turn-On Delay Time	t _{d(on)}			5	10	ns ns	
Rise Time	t _r	V_{DD} = 38 V, R_L = 16 Ω		8	16		
Turn-Off Delay Time	t _{d(off)}	$I_D\cong$ 2.4 A, V_{GEN} = 10 V, R_g = 1 Ω		10	20	1	
Fall Time	t _f			6	10	1	





SPECIFICATIONS $T_J = 25$ °C, unless otherwise noted								
Parameter	Symbol	Test Conditions Min.		Тур.	Max.	Unit		
Drain-Source Body Diode Characteristics								
Continuous Source-Drain Diode Current	I _S	$T_C = 25 ^{\circ}C$			4	^		
Pulse Diode Forward Current ^a	I _{SM}				8	А		
Body Diode Voltage	V_{SD}	I _S = 2 A		0.85	1.2	V		
Body Diode Reverse Recovery Time	t _{rr}			20	30	ns		
Body Diode Reverse Recovery Charge	Q_{rr}	$I_F = 2.4 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		17	26	nC		
Reverse Recovery Fall Time	t _a			15		ns		
Reverse Recovery Rise Time	t _b	t _b		5		113		


Notes:

- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

VISHAY


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted








TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Source-Drain Diode Forward Voltage



 C_{C} 0.4 C_{D} 0.3 C_{D} 0.1 C_{\text


3

0.5


0

V_{GS} - Gate-to-Source Voltage (V)

On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient




* V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified


Safe Operating Area, Junction-to-Ambient

VISHAY


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Current Derating*



Power, Junction-to-Case




Power, Junction-to-Ambient

^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.






TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg264804.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.