(Revised 1/28/2002)



Features

- Dual Outputs (Independently Regulated)
- · Power-up/Down Sequencing
- Input Voltage Range: 18V to 36V
- 1500 VDC Isolation
- Temp Range: -40° to 100°C
- High Efficiency: 88%
- Fixed Frequency Operation
- Over-Current Protection (Both Outputs)

- Dual Logic On/Off Control
- Over-Temperature Shutdown
- Over-Voltage Protection (Coordinated Shutdown)
- Under-Voltage Lockout
- Input Differential EMI Filter
- Solderable Copper Case
- Safety Approvals (Pending): UL 60950 CSA 22.2 60950

Description

The PT4680 Excalibur™ Series is a dual-output isolated DC/DC converter that combine state-of-theart power conversion technology with unparalleled flexibility. Operating from a (–24V) industry standard input bus, the PT4680 series provides up to 20 ADC of output current from two independently regulated voltages (each output 15 ADC max).

The PT4680 series is characterized with high efficiencies and ultra-fast transient response, and incorporates many features to facilitate system integration. These include a flexible "On/Off" enable control, output

current limit, over-temperature protection, and an input under-voltage lock-out. In addition, both output voltages are designed to meet the power-up/power -down sequencing requirements of popular DSP ICs.

The PT4680 series is housed in space-saving solderable copper case. The package does not require a heatsink and is available in both vertical and horizontal configurations, including surface mount. The 'N' configuration occupies less than 2 in² of PCB area.

Ordering Information


Pt. No.	Vo ₁ /Vo ₂
PT 4681□	= 5.0/3.3 Volts
PT 4682□	= 3.3/2.5 Volts
PT 4683□	= 3.3/1.8 Volts
PT 4685□	= 3.3/1.5 Volts
PT 4686 □	= 2.5/1.8 Volts
PT 4687□	= 5.0/1.8 Volts

PT Series Suffix (PT1234x)

Case/Pin Configuration	Order Suffix	Package Code
Vertical	N	(EKD)
Horizontal	Α	(EKA)
SMD	С	(EKC)

(Reference the applicable package code drawing for the dimensions and PC board layout)

Typical Application



Pin-Out Information

Pin	Function
1	+Vin
2	-Vin
3	EN 1
4	EN 2
5	TEMP
6	AUX
7	Do Not Connect
8	Do Not Connect
9	+Vo ₁

Pin	Function
10	$+Vo_1$
11	$+Vo_1$
12	+Vo ₁
13	Vo ₁ Adjust
14	COM
15	COM
16	COM
17	COM
18	COM

Pin	Function
19	COM
20	Vo ₂ Adjust
21	+Vo,
22	+Vo,
23	+Vo,
24	+Vo,
25	Do Not Connect
26	Do Not Connect

On/Off Logic

Pin 3	Pin 4	Output Status
1	×	Off
0	1	On
×	0	Off

Notes:

 $\begin{array}{l} Logic \ 1 = Open \ collector \\ Logic \ 0 = -Vin \ (pin \ 2) \ potential \end{array}$

For positive Enable function, connect pin 3 to pin 2 and use pin 4.

For negative Enable function, leave pin 4 open and use pin 3.

Pin Descriptions

Note: Shaded functions indicate signals that are referenced to the input (-Vin) potential.

+Vin: The positive input supply for the module with respect to $-V_{in}$. If powering the module from a -24V telecom central office supply, this input is connected to the primary system ground.

-Vin: The negative input supply for the module, and the 0VDC reference for the EN 1, EN 2, TEMP, and AUX signals. When the module is powered from a +24V supply, this input is connected to the 24V Return.

EN 1: The negative logic input that enables the module output. This pin is TTL compatible and referenced to $-V_{in}$. A logic '0' at this pin enables the module's outputs. A logic '1' or high impedance disables the module's outputs. If not used, the pin must be connected to $-V_{in}$.

EN 2: The positive logic input that enables the module output. This pin is TTL compatible and referenced to $-V_{in}$. A logic '1' or high impedance enables the module's outputs. If not used, the pin should be left open circuit.

TEMP: This pin produces an output signal that tracks the module's metal case temperature. The output voltage is referenced to $-V_{in}$ and rises approximately $10 \text{mV/}^{\circ}\text{C}$ from an intital value of 0.1 VDC at -40 °C ($V_{Temp} = 0.5 + 0.01 \cdot T_{Case}$). The signal is available whenever the module is supplied with a valid input

voltage, and is independent of the enable logic status. (Note: A load impedance of less than $1M\Omega$ will adversly affect the module's over-temperature shutdown threshold. Use a high-impedance input when monitoring this signal.)

AUX: Produces a regulated output voltage of $11.6V \pm 5\%$, which is referenced to $-V_{in}$. The current drawn from the pin must be limited to 10mA. The voltage may be used to indicate the output status of the module to a primary referenced circuit, or power a low-current amplifer.

Vo₁: The higher regulated output voltage, which is referenced to the COM node.

Vo2: The lower regulated output voltage, which is referenced to the COM node.

COM: The secondary return reference for the module's two regulated output voltages. It is DC isolated from the input supply pins.

Vo₁ Adjust: Using a single resistor, this pin allows Vo_1 to be adjusted higher or lower than the preset value. If not used, this pin should be left open circuit.

Vo₂ Adjust: Using a single resistor, this pin allows Vo₂ to be adjusted higher or lower than the preset value. If not used, this pin should be left open circuit.

Specifications (Unless otherwise stated, T_a =25°C, V_{in} =24V, & Io_1 = Io_2 =10A)


				PT4680 SERII	ES	
Characteristics	Symbols	Conditions	Min	Тур	Max	Units
Output Current	Io ₁ Io ₂	V. V	$\begin{array}{ccc} o_1 & 0 \\ o_2 & 0 \end{array}$		15 15	A
	Io_1+Io_2	Total (both outputs)	0	_	20 (1)	A
Input Voltage Range	V_{in}		18	24	36	V
Set Point Voltage Tolerance	Votol		_	±1	±2	$%V_{o}$
Temperature Variation	$\Delta \text{Reg}_{\text{temp}}$	-40 to +100°C Case, Io ₁ =Io ₂ =0A	_	±0.5	_	$%V_{o}$
Line Regulation	$\Delta \text{Reg}_{\text{line}}$	Over V _{in} range with Io ₁ =Io ₂ =5A	_	±5	±10	mV
Load Regulation	$\Delta Regload$	$1A \le Io_1 \le 15A, Io_2 = 1A$ ΔV $1A \le Io_2 \le 15A, Io_1 = 1A$ ΔV		±2 ±2	±10 ±10	mV
Cross Regulation	ΔReg_{cross}	$1A \le Io_2 \le 15A$, $Io_1 = 1A$ ΔV $1A \le Io_1 \le 15A$, $Io_2 = 1A$ ΔV		±2 ±2	±10 ±5	mV
Total Output Variation	ΔV_{o} tol	Includes set-point, line load, -40°C to +100°C case ΔV		±2 ±2	±3 ±3	$%V_{o}$
Efficiency	η	Io ₁ =1o ₂ =10A PT46i PT46i PT46i PT46i PT46i PT46i PT46i	32 — 33 — 35 — 36 —	88 87 87 86 85 86		%
V _o Ripple (pk-pk)	Vr	$Io_1=Io_2=5A$, 20MHz bandwidth $V_o=5$ $V_o<5$			75 50	mV_pp
Transient Response	t _{tr}	1A/µs load step from 50% to 100% Iomax (either output)	=	25 6.0	100	μSec %V _o
Current Limit	I _{lim}	Each output with other unloaded	15.5	18	_	A
Output Rise Time	Von	At turn-on to within 90% of V_{o}	_	5	10	mSec
Output Over-Voltage Protection	OVP	Either output; shutdown and latch off	_	125 (2)	_	$%V_{o}$
Switching Frequency	f_s		280		320	kHz
Under-Voltage-Lockout	UVLO	Rising Falling		17 16	18 —	V
Internal Input Capacitance	Cin		_	2	_	μF
On/Off Control Input High Voltage Input Low Voltage Input Low Current	$egin{array}{c} V_{ m IH} \ V_{ m IL} \ I_{ m IL} \end{array}$	Referenced to -V _{in}	3.5	 	0.8 (3)	V mA
Quiescent Current	I _{in} standby	Pins 2, 3, & 4 connected	_	3	5	mA
External Output Capacitance	C _{out}	Per each output	0		5,000	μF
Primary/Secondary Isolation	V iso C iso R iso		$\frac{1500}{10}$	1500 —		V pF MΩ
Temperature Sense	V_{temp}	Output voltage at temperatures:40° 100°		0.1 (4) 1.5 (4)		V
Over-Temperature Shutdown	OTP	Case temperature (auto restart)	_	110	_	°C
Operating Temperature Range	Ta	Over V _{in} range	-40	_	+85 (5)	°C
Storage Temperature	T _s	_	-40	_	+125	°C
Mechanical Shock		Per Mil-STD-883D, Method 2002.3	_	500	_	G's
Mechanical Vibration Per Mil-STD-883D, 20–2,000Hz	_	Vertical Horizontal		10 (6) 20 (6)	_	G's
Weight	_	_	_	90	_	grams
Flammability	_	Materials meet UL 94V-0				


Notes: (1) The sum-total current from Vo₁ & Vo₂ must not exceed 20ADC.


- The sum-value current from vol [2] Volumes to the excess the module's sensitivity to over-voltage detection. For more information, see the application note on output voltage adjustment.
 The EN₁ and EN₂ control inputs (pins 3 & 4) have internal pull-ups and may be controlled with an open-collector (or open-drain) transistor. Both inputs are diode protected and can be connected to +V_{in}. The maximum open-circuit voltage is 5.4V.
 Voltage output at "TEMP" pin is defined by the equation:-V_{TEMP} = 0.5 + 0.01 T, where T is in °C. See pin descriptions for more information.


- (5) See SOA curves or consult the factory for the appropriate derating.
 (6) The case pins on the through-holed package types (suffixes N & A) must be soldered. For more information see the applicable package outline drawing.


PT4681 (Vo₁/Vo₂ =5.0V/3.3V); V_{in} =24V (See Notes A & B)


















Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typical data for the converter. **Note B:** SOA curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperatures.


PT4682 (Vo₁/Vo₂ =3.3V/2.5V); V_{in} =24V (See Notes A & B)





















PT4683 (Vo₁/Vo₂ =3.3V/1.8V); V_{in} =24V (See Notes A & B)


















Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typical data for the converter. **Note B:** SOA curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperatures.


PT4685 (Vo₁/Vo₂ =3.3V/1.5V); V_{in} =24V






















PT4686 (Vo₁/Vo₂ =2.5V/1.8V); V_{in} =24V


















Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typical data for the converter. **Note B:** SOA curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperatures.


PT4687 (Vo₁/Vo₂ =5V/1.8V); V_{in} =24V














Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typical data for the converter. **Note B:** SOA curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperatures.

Operating Features & System Considerations for the PT4660/PT4680 Dual-Output DC/DC Converters

Over-Current Protection

The dual-outputs of the PT4660 and PT4680 series of DC/DC converters have independent output voltage regulation and current limit control. Applying a load current in excess of the current limit threshold at either output will cause the respective output voltage to drop. However, the voltage at Vo₂ is derived from Vo₁. Therefore a current limit fault on Vo₁ will also cause Vo₂ to drop. Conversely, a current limit fault applied to Vo₂ will only cause Vo₂ voltage to drop, and Vo₁ will remain in regulation.

The current limit circuitry incorporates a limited amount of foldback. The fault current flowing into an absolute short circuit is therefore slightly less than the current limit threshold. Recovery from a current limit fault is automatic and the converter will not be damaged by a continuous short circuit at either output.

Output Over-Voltage Protection

Each output is monitored for over voltage (OV). For fail safe operation and redundancy, the OV fault detection circuitry uses a separate reference to the voltage regulation circuits. The OV threshold is fixed, and set nominally 25% higher than the set-point output voltage. If either output exceeds the threshold, the converter is shutdown and must be actively reset. The OV protection circuit can be reset by momentarily turning the converter off. This is accomplished by either cycling one of the output enable control pins (EN1 or EN2), or by removing the input power to the converter. Note: If Vo1 or Vo2 is adjusted to a higher voltage, the margin between the respective steady-state output voltage and its OV threshold is reduced. This can make the module sensitive to OV fault detection, that may result from random noise and load transients.

Over-Temperature Protection

The PT4660/80 DC/DC converters have an internal temperature sensor, which monitors the temperature of the module's metal case. If the case temperature exceeds a nominal 115°C the converter will shut down. The converter will automatically restart when the sensed temperature returns to about 100°C. The analog voltage generated by the sensor is also made available at the 'TEMP' output (pin 5), and can be monitored by the host system for diagnostic purposes. Consult the 'Pin Descriptions' section of the data sheet for further information on this feature.

Under-Voltage Lock-Out

The Under-Voltage Lock-Out (UVLO) circuit prevents operation of the converter whenever the input voltage to the module is insufficient to maintain output regulation. The UVLO has approximately 2V of hysterisis. This is to prevent oscillation with a slowly changing input voltage. Below the UVLO threshold the module is off and the enable control inputs, EN1 and EN2 are inoperative.

Primary-Secondary Isolation

The PT4460/80 series of DC/DC converters incorporate electrical isolation between the input terminals (primary) and the output terminals (secondary). All converters are production tested to a withstand voltage of 1500VDC. The isolation complies with UL60950 and EN60950, and the requirements for operational isolation. This allows the converter to be configured for either a positive or negative input voltage source.

The regulation control circuitry for these modules is located on the secondary (output) side of the isolation barrier. Control signals are passed between the primary and secondary sides of the converter via a proprietory magnetic coupling scheme. This eliminates the use of opto-couplers. The data sheet 'Pin Descriptions' and 'Pin-Out Information' provides guidance as to which reference (primary or secondary) that must be used for each of the external control signals.

Fuse Recommendations

If desired an input fuse may be added to protect against the application of a reverse input voltage.



Using the On/Off Enable Controls on the PT4660 and PT4680 Series of DC/DC Converters

The PT4660 (48V input) and PT4680 (24V input) series of 75-W dual-output DC/DC converters incorporates both positive and negative logic *Output Enable* controls. EN1 (pin 3) is the positive enable input, and EN2 (pin 4) is the negative enable input. Both inputs are TTL logic compatible, and are electrically referenced to -V_{in} (pin 2) on the primary (input) side of the converter. A pull-up resistor is not required, but may be added if desired. Adding a pull-up resistor from either input, up to +V_{in}, will not damage the converter.


Automatic (UVLO) Power-Up

Connecting EN1 (pin 3) to $-V_{in}$ (pin 2) and leaving EN2 (pin 4) open-circuit configures the converter for automatic power up. (See data sheet "Typical Application"). The converter control circuitry incorporates an "Under Voltage Lockout" (UVLO) function, which disables the converter until the minimum specified input voltage is present at $\pm V_{in}$. (See data sheet Specifications). The UVLO circuitry ensures a clean transition during power-up and power-down, allowing the converter to tolerate a slow-rising input voltage. For most applications EN1 and EN2, can be configured for automatic power-up.

Positive Output Enable (Negative Inhibit)

To configure the converter for a positive enable function, connect EN1 (pin 3) to $\mbox{-}V_{in}$ (pin 2), and apply the system On/Off control signal to EN2 (pin 4). In this configuration, a logic '0' (- $\mbox{-}V_{in}$ potential) applied to pin 4 disables the converter outputs. An example of this configuration is detailed in Figure 1.

Figure 1; Positive Enable Configuration




Negative Output Enable (Positive Inhibit)

To configure the converter for a negative enable function, EN2 (pin 4) is left open circuit, and the system On/Off control signal is applied to EN1 (pin 3). A logic '0' (-V_{in} potential) must then be applied to pin 3 in order to

enable the outputs of the converter. An example of this configuration is detailed in Figure 2. <u>Note</u>: The converter will only produce and output voltage if a valid input voltage is applied to $\pm V_{in}$.


Figure 2; Negative Enable Configuration



On/Off Output Voltage Sequencing

The output voltages from the PT4660 series of DC/DC converters are independantly regulated, and are internally sequenced to meet the power-up requirements of popular microprocessor and DSP chipsets. Figure 3 shows the waveforms from a PT4661 after the converter is enabled at t=0s. During power-up, the Vo1 and Vo2 voltage waveforms typically track within 0.4V prior to Vo2 reaching regulation. The waveforms were measured with a 5-Adc resistive load at each output, and with a 48-VDC input source applied. The converter typically produces a fully regulated output within 25ms. The actual turn-on time will vary slightly with input voltage, but the power-up sequence is independent of the load at either output.

Figure 3; Vo₁, Vo₂ Power-Up Sequence



During turn-off, both outputs drop rapidly due to the discharging effect of actively switched rectifiers. The voltage at Vo_1 remains higher than Vo_2 during this period. The discharge time is typically 100 μ s, but will vary with the amount of external load capacitance.

Adjusting the Output Voltage of the PT4660 and PT4680 Dual Output Voltage DC/DC Converters

The output voltages Vo_1 and Vo_2 from the PT4680 (24V Bus) and PT4660 (48V Bus) series of DC/DC converters can be independantly adjusted higher or lower than the factory trimmed pre-set voltage by up to $\pm 10\%$. The adjustment requires the addition of a single external resistor¹. Table 1 gives the adjustment range of Vo_1 and Vo_2 for each model in the series as V_a (min) and V_a (max).

Vo₁ Adjust Down: Add a resistor (R_1) , between pin 13 $(V_1 \text{ Adj})$ and pin 12 $(V_0)^2$.

Vo₁ Adjust Up: To increase the output, add a resistor R_2 between pin 13 (V_1 Adj) and pin 14 (COM) ², ⁴.

Vo₂ Adjust Down: Add a resistor (R₃) between pin 20 (V₂ Adj) and pin 21 (Vo₂) ².

Vo₂ Adjust Up: Add a resistor R₄ between pin 20 (V₂ Adj) and pins 19 (COM) ², ⁴.

Refer to Figure 1 and Table 2 for both the placement and value of the required resistor.

Notes:

- 1. Adjust resistors are not required if Vo_1 and Vo_2 are to remain at their respective nominal set-point voltage. In this case, V_1 Adj (pin 13) and V_2 Adj (pin 20) are left open-circuit
- 2. Use only a single 1% resistor in either the (R_1) or R_2 location to adjust Vo_1 , and in the (R_3) or R_4 location to adjust Vo_2 . Place the resistor as close to the DC/DC/DC converter as possible.

- 3. Vo₂ must always be at least 0.3V lower than Vo₁.
- 4. The over-voltage protection threshold is fixed, and is set nominally 25% above the set-point output voltage. Adjusting Vo₁ or Vo₂ higher will reduce the voltage margin between the respective steady-state output voltage and its over-voltage (OV) protection threshold. This could make the module sensitive to OV fault detection, as a result of random noise and load transients.

<u>Note</u>: An OV fault is a latched condition that shuts down both outputs of the converter. The fault can only be cleared by cycling one of the Enable control pins (EN_1^* / EN_2) , or by momentarily removing the input power to the module.

5. Never connect capacitors to either the Vo₁ Adjust or Vo₂ Adjust pins. Any capacitance added to these control pins will affect the stability of the respective regulated output.

The adjust up and adjust down resistor values can also be calculated using the following formulas. Be sure to select the correct formula parameter from Table 1 for the output and model being adjusted.

$$(R_1) \text{ or } (R_3) = \frac{-K_0 (V_a - V_r)}{V_r (V_0 - V_a)} - R_s \qquad k\Omega$$

$$R_2 \text{ or } R_4 = \frac{K_0}{V_2 - V_0} - R_s \quad k\Omega$$

Where: V_0 = Original output voltage, (V_{01} or V_{02})

V_a = Adjusted output voltage

V_r = The reference voltage from Table 1

K_o = The multiplier constant in Table 1
 R_s = The series resistance from Table 1

Figure 1




Table 1; ADJUSTMENT RANGE AND FORMULA PARAMETERS

Vo ₁ Bus					Vo ₂ Bus (2)				
24V Bus Pt.#	PT4681/7	PT4682/3/5	PT4688	PT4686	PT4681	PT4682	PT4683/6/7	PT4685	PT4688
48V Bus Pt.#	PT4661/7	PT4662/3/5	PT4668	PT4666	PT4661	PT4662	PT4663/6/7	PT4665	PT4668
Adj. Resistor	(R1)/R2	(R1)/R2	(R1)/R2	(R1)/R2	(R3)/R4	(R3)/R4	(R3)/R4	(R3)/R4	(R3)/R4
V _o (nom)	5.0V	3.3V	3.3V	2.5V	3.3V	2.5V	1.8V	1.5V	1.2V
Va(min)	4.5V	2.97V	2.97V	2.25V	2.97V	2.25V	1.62V	1.35	1.08
Va(max)	5.5V	3.63V	3.63V	2.75V	3.63V	2.75V	1.98V	1.65	1.32
Vr	2.5V	1.65V	2.5V	1.25	1.5V	1.5V	1.5V	TBD	0.6V
K _o (V·kΩ)	1.248	8.234	10.96	6.24	1.8	2.0	1.9	TBD	0.726
R _s (kΩ)	20.0	20.0	4.99	20.0	4.99	3.32	3.32	TBD	4.22

Table	2Δ:	ADIUS	TMFNT	RESISTOR	VALUES.	Voi

24V Bus Pt.#	PT4681/7		PT4682/3/5	PT4688		PT4686
48V Bus Pt.#	PT4661/7		PT4662/3/5	PT4668		PT4666
Adj. Resistor	(R1)/R2		(R1)/R2	(R1)/R2		(R1)/R2
Vo(nom)	5.0V		3.3V	3.3V		2.5V
V _a (req'd)		Va(req'd)			$V_a(req'd)$	
5.5	5.0kΩ	3.6	7.4kΩ	31.5kΩ	2.75	5.0kΩ
5.4	11.2kΩ	3.54	14.3kΩ	40.7kΩ	2.7	11.2kΩ
5.3	21.6kΩ	3.48	$25.7 \mathrm{k}\Omega$	55.9kΩ	2.65	21.6kΩ
5.2	42.4kΩ	3.42	48.6kΩ	86.3kΩ	2.6	42.4kΩ
5.1	105.0kΩ	3.36	$117.0 \mathrm{k}\Omega$	$178.0 \mathrm{k}\Omega$	2.55	105.0kΩ
5.0		3.3			2.5	
4.9	(99.8)kΩ	3.24	$(112.0k\Omega)$	$(49.1k\Omega)$	2.45	(99.8kΩ)
4.8	(37.4)kΩ	3.18	(43.6kΩ)	$(19.9k\Omega)$	2.4	(37.4kΩ)
4.7	(16.6)kΩ	3.12	$(20.8k\Omega)$	$(10.1k\Omega)$	2.35	(16.6kΩ)
4.6	(6.2) k Ω	3.06	$(9.3k\Omega)$	$(5.2k\Omega)$	2.3	(6.2kΩ)
4.5	(0.0)	3.0	(2.5kΩ)	(2.3kΩ)	2.25	$(0.0k\Omega)$

 $R_1/R_3 =$ (Blue), $R_2/R_4 =$ Black

Table 2B; ADJUSTMENT RESISTOR VALUES, Vo2

24V Bus Pt.#	PT4681	PT4682		PT4683/6/7	PT4685	PT4688
48V Bus Pt.#	PT4661	PT4662		PT4663/6/7	PT4665	PT4668
Adj. Resistor	(R3)/R4	(R3)/R4		(R3)/R4	(R3)/R4	(R3)/R4
V _o (nom)	3.3V	2.5V		1.8V	1.5V	1.2V
V _a (req'd)			V _a (req'd)			
3.6	1.0 k Ω		1.95	9.4kΩ		
3.54	2.5kΩ		1.9	15.7kΩ		
3.48	5.0 k Ω		1.85	34.7 k Ω		
3.42	10.0 k Ω		1.8			
3.36	25.0 k Ω		1.75	(3.0) k Ω		
3.3			1.7			
3.24	(29.8) k Ω		1.65		TBD	
3.18	(11.8) k Ω		1.6		TBD	
3.12	(5.8) k Ω		1.55		TBD	
3.06	(2.8) k Ω		1.5			
3.0	(1.0) k Ω		1.45		(TBD)	
2.75		$4.7 \mathrm{k}\Omega$	1.4		(TBD)	
2.7		$6.7 \mathrm{k}\Omega$	1.35		(TBD)	
2.65		$10.0 \mathrm{k}\Omega$	1.3			3.0kΩ
2.6		$16.7 \mathrm{k}\Omega$	1.275			$5.5 \mathrm{k}\Omega$
2.55		$36.7 \mathrm{k}\Omega$	1.25			10.3kΩ
2.5			1.225			24.8kΩ
2.45		(22.0) k Ω	1.2			
2.4		(8.7) k Ω	1.175			(23.6)kΩ
2.35		(4.2)kΩ	1.15			(9.1)kΩ
2.3		(2.0)kΩ	1.125			(4.3)kΩ
2.25		(0.7)kΩ	1.1			(1.8)kΩ

 $R_1/R_3 = (Blue), R_2/R_4 = Black$



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated