

# 16-/32-Channel, Serially Controlled 4 $\Omega$ 1.8 V to 5.5 V, $\pm$ 2.5 V, Analog Multiplexers


### ADG725/ADG731

#### **FEATURES**

3-Wire SPI Compatible Serial Interface
1.8 V to 5.5 V Single Supply
±2.5 V Dual-Supply Operation
4 Ω On Resistance
0.5 Ω On Resistance Flatness
7 mm x 7 mm 48-Lead Chip Scale Package (LFCSP)
or 48-Lead TQFP Package
Rail-to-Rail Operation
Power-On Reset
42 ns Switching Times
Single 32-to-1 Channel Multiplexer
Dual/Differential 16-to-1 Channel Multiplexer
TTL/CMOS Compatible Inputs
For Functionally Equivalent Devices with Parallel
Interface, See ADG726/ADG732

APPLICATIONS
Optical Applications
Data Acquisition Systems
Communication Systems
Relay Replacement
Audio and Video Switching
Battery-Powered Systems
Medical Instrumentation
Automatic Test Equipment

#### FUNCTIONAL BLOCK DIAGRAM



### **GENERAL DESCRIPTION**

The ADG731/ADG725 are monolithic, CMOS, 32-channel/dual 16-channel analog multiplexers with a serially controlled 3-wire interface. The ADG731 switches one of 32 inputs (S1–S32) to a common output, D. The ADG725 can be configured as a dual mux switching one of 16 inputs to one output, or a differential mux switching one of 16 inputs to a differential output.

These mulitplexers utilize a 3-wire serial interface that is compatible with  $SPI^{\mathbb{R}}$ ,  $QSPI^{\mathbb{T}}$ , MICROWIRE, and some DSP interface standards. On power-up, the Internal Shift Register contains all zeros and all switches are in the OFF state.

These multiplexers are designed on an enhanced submicron process that provides low power dissipation yet gives high switching speed with very low on resistance and leakage currents. They operate from a single supply of 1.8 V to 5.5 V or a  $\pm 2.5$  V dual supply, making them ideally suited to a variety of applications. On resistance is in the region of a few ohms, is closely matched between switches, and is very flat over the full signal range.

These parts can operate equally well as either multiplexers or demultiplexers and have an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All channels exhibit break-before-make switching action, preventing momentary shorting when switching channels.

The ADG731 and ADG725 are serially controlled 32-channel, and dual/differential 16-channel multiplexers, respectively. They are available in either a 48-lead LFCSP or TQFP package.

#### PRODUCT HIGHLIGHTS

- 3-Wire Serial Interface.
- 2. 1.8 V to 5.5 V Single-Supply or  $\pm 2.5$  V Dual-Supply Operation. These parts are specified and guaranteed with 5 V  $\pm 10\%$ , 3 V  $\pm 10\%$  single-supply, and  $\pm 2.5$  V  $\pm 10\%$  dual-supply rails.
- 3. On Resistance of 4  $\Omega$ .
- 4. Guaranteed Break-Before-Make Switching Action.
- 5.  $7 \text{ mm} \times 7 \text{ mm}$  48-Lead Chip Scale Package (LFCSP) or 48-Lead TQFP Package.

Rev. B Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# $ADG725/ADG731 - SPECIFICATIONS^{1} \ (v_{DD} = 5 \ V \pm 10\%, \ V_{SS} = 0 \ V, \ GND = 0 \ V, \ unless \ otherwise \ noted.)$

		Version		
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		$0$ to $V_{\mathrm{DD}}$	V	
On Resistance (R <sub>ON</sub> )	4	DD	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$
	5.5	6	Ω max	Test Circuit 1
On Resistance Match between		0.3	Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
Channels ( $\Delta R_{ON}$ )		0.8	$\Omega$ max	13 0 1 to 1 DD3 1 D3 1 0 III 1
On Resistance Flatness ( $R_{FLAT(ON)}$ )	0.5	0.0	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
On Resistance Frances (RFLAT(ON))	0.5	1	$\Omega$ max	vs = 0 v to vpp, rps = 10 mm
LEAKAGE CURRENTS				$V_{DD} = 5.5 \text{ V}$
Source OFF Leakage $I_S$ (OFF)	±0.01		nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$
Source Off Leakage is (Off)	$\pm 0.25$	±1	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	$\pm 0.25$ $\pm 0.05$	<u>- 1</u>	nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$
ADG725	$\pm 0.05$	±2.5	nA max	Test Circuit 3
	±0.5			1 est Circuit 3
ADG731	$\pm 1 \pm 0.05$	±5	nA max	V = V = 1 V  on  A = V
Channel ON Leakage $I_D$ , $I_S$ (ON)		10.5	nA typ	$V_D = V_S = 1 \text{ V or } 4.5 \text{ V};$
ADG725	±0.5	±2.5	nA max	Test Circuit 4
ADG731	±1	±5	nA max	
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current				
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		±0.5	μA max	
C <sub>IN</sub> , Digital Input Capacitance	5		pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
t <sub>TRANSITION</sub>	42		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; Test Circuit 5
TRANSITION	53	62	ns max	$V_{S1} = 3 \text{ V/0 V}, V_{S32} = 0 \text{ V/3 V}$
Break-Before-Make Time Delay, t <sub>D</sub>	30	02	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
Break Before Wake Time Belay, th		1	ns min	$V_S = 3 \text{ V}$ ; Test Circuit 6
Charge Injection	5	1	pC typ	$V_S = 3 \text{ V}$ , rest checks $V_S = 2.5 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ;
Charge injection			рс гур	Test Circuit 7
Off Isolation	-72		dB typ	$R_{L} = 50 \Omega$ , $C_{L} = 5 pF$ , $f = 1 MHz$ ;
			uz typ	Test Circuit 8
Channel-to-Channel Crosstalk	-72		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
Chamier to Chamier Grosstank	12		ub typ	Test Circuit 9
−3 dB Bandwidth				
ADG725	34		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Test Circuit 10
ADG731	18		MHz typ	_ , _ , _ , _ , _ , _ , _ , _ , _ , _ ,
C <sub>s</sub> (OFF)	15		pF typ	f = 1  MHz
$C_D$ (OFF)			F- *JP	
ADG725	170		pF typ	f = 1  MHz
ADG731	340		pF typ	f = 1 MHz
$C_D, C_S (ON)$	310		Pr typ	1 111110
ADG725	175		pF typ	f = 1 MHz
ADG723 ADG731	350			f = 1 MHz
	330		pF typ	
POWER REQUIREMENTS				$V_{\mathrm{DD}} = 5.5 \mathrm{V}$
$I_{ m DD}$	10		μA typ	Digital Inputs = 0 V or 5.5 V
		20	μA max	=

REV. B -2-

NOTES

Temperature range is as follows: B Version: -40°C to +85°C.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

# $\label{eq:special_special} \textbf{SPECIFICATIONS}^{1} \; (\textbf{V}_{\text{DD}} = 3 \; \textbf{V} \; \pm \; 10\%, \; \textbf{V}_{\text{SS}} = 0 \; \textbf{V}, \; \textbf{GND} = 0 \; \textbf{V}, \; \textbf{unless otherwise noted.})$

Parameter	+25°C	Version -40°C to +85°C	Unit	Test Conditions/Comments
	123 0	-40 C to 183 C	Cint	1 est conditions/comments
ANALOG SWITCH Analog Signal Range On Resistance (R <sub>ON</sub> )	7 11	0 to $V_{DD}$	V Ω typ Ω max	$V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$ Test Circuit 1
On Resistance Match between Channels ( $\Delta R_{ON}$ ) On Resistance Flatness ( $R_{FLAT(ON)}$ )		0.35 1 3	$\Omega$ typ $\Omega$ max $\Omega$ max	V <sub>S</sub> = 0 V to V <sub>DD</sub> , $I_{DS}$ = 10 mA $V_S$ = 0 V to V <sub>DD</sub> , $I_{DS}$ = 10 mA
			as max	
LEAKAGE CURRENTS Source OFF Leakage $I_S$ (OFF)	±0.01 ±0.25	±1	nA typ nA max	$V_{DD} = 3.3 \text{ V}$ $V_{S} = 3 \text{ V}/1 \text{ V}, V_{D} = 1 \text{ V}/3 \text{ V};$ Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF) ADG725	±0.05 ±0.5	±2.5	nA typ nA max	$V_S = 1 \text{ V}/3 \text{ V}, V_D = 3 \text{ V}/1 \text{ V};$ Test Circuit 3
ADG731 Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON) ADG725	±1 ±0.05 ±0.5	±5 ±2.5	nA max nA typ nA max	$V_S = V_D = 1 \text{ V or } 3 \text{ V};$ Test Circuit 4
ADG731	±1	±5	nA max	
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub> Input Current		2.0 0.7	V min V max	
I <sub>INL</sub> or I <sub>INH</sub>	0.005	±0.5	μA typ μA max	$V_{IN} = V_{INL}$ or $V_{INH}$
C <sub>IN</sub> , Digital Input Capacitance	5		pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>	60			D 400 0 0 45 F F F 6' 15
t <sub>TRANSITION</sub>	60 80	90	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; Test Circuit 5 $V_{S1} = 2 V/0 V$ , $V_{S32} = 0 V/2 V$
Break-Before-Make Time Delay, t <sub>D</sub>	30	1	ns typ ns min	$R_L = 300 \Omega$ , $C_L = 35 pF$ $V_S = 2 V$ ; Test Circuit 6
Charge Injection	1		pC typ	$V_S = 0 V$ , $R_S = 0 \Omega$ , $C_L = 1 nF$ ; Test Circuit 7
Off Isolation	-72		dB typ	$R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz; Test Circuit 8
Channel-to-Channel Crosstalk	-72		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Test Circuit 9
<ul><li>-3 dB Bandwidth</li><li>ADG725</li><li>ADG731</li></ul>	34 18		MHz typ MHz typ	$R_L$ = 50 $\Omega$ , $C_L$ = 5 pF; Test Circuit 10
C <sub>S</sub> (OFF) C <sub>D</sub> (OFF)	15		pF typ	f = 1 MHz
ADG725 ADG731 C <sub>D</sub> , C <sub>S</sub> (ON)	170 340		pF typ pF typ	f = 1 MHz f = 1 MHz
ADG725 ADG731	175 350		pF typ pF typ	f = 1  MHz f = 1  MHz
POWER REQUIREMENTS I <sub>DD</sub>	5	10	μΑ typ μΑ max	$V_{\rm DD}$ = 3.3 V Digital Inputs = 0 V or 3.3 V

#### NOTES

REV. B -3-

 $<sup>^1</sup>Temperature$  range is as follows: B Version:  $-40\,^{\circ}C$  to +85 $^{\circ}C.$ 

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

# $\label{eq:DUAL-SUPPLY SPECIFICATIONS} DUAL-SUPPLY SPECIFICATIONS^1 \ \, (V_{DD} = +2.5 \ V \ \pm \ 10\%, \ V_{SS} = -2.5 \ V \ \pm \ 10\%, \ GND = 0 \ V, \\ unless otherwise noted.)$

Parameter	+25°C	Version -40°C to +85°C	Unit	Test Conditions/Comments
	123 0	-40 G to 103 G	CIIIC	Test Conditions/Comments
ANALOG SWITCH		<b>37</b> . <b>37</b>	* 7	
Analog Signal Range	1	$V_{SS}$ to $V_{DD}$	V	77
On Resistance (R <sub>ON</sub> )	4		$\Omega$ typ	$V_S = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA;
	5.5	6	Ω max	Test Circuit 1
On Resistance Match Between		0.3	$\Omega$ typ	$V_S = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA
Channels ( $\Delta R_{ON}$ )	0.5	0.8	$\Omega$ max	77
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.5	1	$\Omega$ typ $\Omega$ max	$V_S = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA
LEAKAGE CURRENTS				$V_{DD}$ = +2.75 V, $V_{SS}$ = -2.75 V
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		nA typ	$V_S = +2.25 \text{ V/}-1.25 \text{ V}, V_D = -1.25 \text{ V/}+2.25 \text{ V};$
2	±0.25	±0.5	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.05		nA typ	$V_S = +2.25 \text{ V/}-1.25 \text{ V}, V_D = -1.25 \text{ V/}+2.25 \text{ V};$
ADG725	±0.5	±2.5	nA max	Test Circuit 3
ADG731	±1	±5	nA max	Total Sirout 5
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01	_3	nA typ	$V_S = V_D = +2.25 \text{ V/}-1.25 \text{ V}$ ; Test Circuit 4
ADG725	$\pm 0.5$	±2.5	nA max	v <sub>5</sub> v <sub>D</sub> · 2.25 v <sub>7</sub> 1.25 v <sub>3</sub> 1 cot offeatt 1
ADG731	±1	±5	nA max	
			III I IIIux	
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		1.7	V min	
Input Low Voltage, V <sub>INL</sub>		0.7	V max	
Input Current				
$ m I_{INL}$ or $ m I_{INH}$	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		$\pm 0.5$	μA max	
C <sub>IN</sub> , Digital Input Capacitance	5		pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
t <sub>TRANSITION</sub>	55		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; Test Circuit 5
	75	84	ns max	$V_{S1} = 1.5 \text{ V/0 V}, V_{S32} = 0 \text{ V/1.5 V}$
Break-Before-Make Time Delay, t <sub>D</sub>	15		ns typ	$R_L = 300 \Omega, C_L = 35 pF$
		1	ns min	$V_S = 1.5 \text{ V}$ ; Test Circuit 6
Charge Injection	1		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ Test Circuit 7}$
Off Isolation	-72		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
			•	Test Circuit 8
Channel-to-Channel Crosstalk	-72		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
				Test Circuit 9
-3 dB Bandwidth				
ADG725	34		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Test Circuit 10
ADG731	18		MHz typ	
$C_S$ (OFF)	13		pF typ	
$C_{\rm D}$ (OFF)				
ADG725	130		pF typ	f = 1  MHz
ADG731	260		pF typ	f = 1 MHz
$C_D$ , $C_S$ (ON)			F -JF	
ADG725	150		pF typ	f = 1  MHz
ADG731	300		pF typ	f = 1  MHz
			- "1	
POWER REQUIREMENTS	10		μA typ	$V_{\rm DD}$ = +2.75 V Digital Inputs = 0 V or 2.75 V
${ m I}_{ m DD}$	10	20	μΑ typ μΑ max	Digital Inputs – 0 v of 2.75 v
$I_{SS}$	10	20	μΑ max μΑ typ	$V_{SS} = -2.75 \text{ V}$
±SS	10	20	μΑ typ μΑ max	$V_{SS} = -2.75 \text{ V}$ Digital Inputs = 0 V or 2.75 V
		20	μαιπαχ	Digital Inputs – U v of 2.75 v

### NOTES

-4- REV. B

¹Temperature range is as follows: B Version: −40 °C to +85 °C.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

## TIMING CHARACTERISTICS<sup>1, 2</sup>

Parameter	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>	Unit	Conditions/Comments
$f_{SCLK}$	30	MHz max	SCLK Cycle Frequency
t <sub>1</sub>	33	ns min	SCLK Cycle Time
$t_2$	13	ns min	SCLK High Time
t <sub>3</sub>	13	ns min	SCLK Low Time
$t_4$	13	ns min	SYNC to SCLK Falling Edge Setup Time
t <sub>5</sub>	40	ns min	Minimum SYNC Low Time
$t_6$	5	ns min	Data Setup Time
t <sub>7</sub>	4.5	ns min	Data Hold Time
t <sub>8</sub>	33	ns min	Minimum SYNC High Time

#### NOTES

Specifications subject to change without notice.




Figure 1. 3-Wire Serial Interface Timing Diagram




Figure 2. ADG725 Input Shift Register Contents




Figure 3. ADG731 Input Shift Register Contents

REV. B -5-

<sup>&</sup>lt;sup>1</sup>See Figure 1.

 $<sup>^2</sup>$ All input signals are specified with tr = tf = 5 ns (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of ( $V_{IL} + V_{IH}$ )/2.

### 

Storage Temperature Range65°C to +150°C
Junction Temperature
Thermal Impedance (4-Layer Board)
48-lead LFCSP
48-lead TQFP
Lead Temperature, Soldering (10 seconds)300°C
IR Reflow, Peak Temperature (<20 seconds)235°C
NOTES

<sup>&</sup>lt;sup>1</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

Overvoltages at SCLK, SYNC, DIN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.


#### CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG725/ADG731 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



–6– REV. B

### **PIN CONFIGURATIONS** 48-Lead LFCSP and TQFP





NIC = NOT INTERNALLY CONNECTED.

THE EXPOSED PAD IS CONNECTED INTERNALLY. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS AND MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED THAT THE PAD BE SOLDERED TO THE SUBSTRATE,  $\ensuremath{\mathsf{V}_{\text{SS}}}.$ 

PIN FUNCTION DESCRIPTIONS

ADG725	ADG731	Mnemonic	Function
1–12, 25–40, 45–48	1–12, 25–40, 45–48	Sxx	Source. May be an input or output.
13, 14	13, 14	$V_{\mathrm{DD}}$	Power Supply Input. These parts can be operated from a single supply of 1.8 V to 5.5 V and a dual supply of $\pm 2.5$ V.
17	17	SYNC	Active Low Control Input. This is the frame synchronization signal for the input data. When \$\overline{SYNC}\$ goes low, it powers on the SCLK and DIN buffers and the input Shift Register is enabled. An 8-bit counter is also enabled. Data is transferred on the falling edges of the following clocks. After eight falling clock edges, switch conditions are automatically updated. \$\overline{SYNC}\$ may be used to frame the signal or just pulled low for a short period of time to enable the counter and input buffers.
18	18	DIN	Serial Data Input. Data is clocked into the 8-bit Input Register MSB first on the falling edge of the serial clock input.
19	19	SCLK	Serial Clock Input. Data is clocked into the Input Shift Register on the falling edge of the serial clock input. These devices can accommodate serial input rates of up to 30 MHz.
23	23	GND	Ground Reference
24	24	V <sub>SS</sub>	Most Negative Power Supply in a Dual-Supply Application. In single-supply applications, connect to GND.
41, 43	N/A	DA, DB	Drain. May be an input or output.
N/A	43	D EPAD	Drain. May be an input or output. Exposed Pad for LFCSP. The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, $V_{SS}$ .

REV. B -7-

Table I. ADG725 Truth Table

<b>A3</b>	A2	A1	A0	EN	CSA	CSB	Switch Condition
X	X	X	X	X	1	1	Retains Previous Switch Condition
X	X	X	X	1	X	X	All Switches OFF
0	0	0	0	0	0	0	S1A – DA, S1B – DB
0	0	0	1	0	0	0	S2A – DA, S2B – DB
0	0	1	0	0	0	0	S3A – DA, S3B – DB
0	0	1	1	0	0	0	S4A – DA, S4B – DB
0	1	0	0	0	0	0	S5A – DA, S5B – DB
0	1	0	1	0	0	0	S6A – DA, S6B – DB
0	1	1	0	0	0	0	S7A – DA, S7B – DB
0	1	1	1	0	0	0	S8A – DA, S8B – DB
1	0	0	0	0	0	0	S9A – DA, S9B – DB
1	0	0	1	0	0	0	S10A – DA, S10B – DB
1	0	1	0	0	0	0	S11A – DA, S11B – DB
1	0	1	1	0	0	0	S12A – DA, S12B – DB
1	1	0	0	0	0	0	S13A – DA, S13B – DB
1	1	0	1	0	0	0	S14A – DA, S14B – DB
1	1	1	0	0	0	0	S15A – DA, S15B – DB
1	1	1	1	0	0	0	S16A – DA, S16B – DB

X = Don't Care

Table II. ADG731 Truth Table

A4	<b>A</b> 3	A2	A1	A0	EN	CSA	Switch Condition
X	X	X	X	X	X	1	Retains Previous Switch Condition
X	X	X	X	X	1	X	All Switches OFF
0	0	0	0	0	0	0	1
0	0	0	0	1	0	0	2
0	0	0	1	0	0	0	3
0	0	0	1	1	0	0	4
0	0	1	0	0	0	0	5
0	0	1	0	1	0	0	6
0	0	1	1	0	0	0	7
0	0	1	1	1	0	0	8
0	1	0	0	0	0	0	9
0	1	0	0	1	0	0	10
0	1	0	1	0	0	0	11
0	1	0	1	1	0	0	12
0	1	1	0	0	0	0	13
0	1	1	0	1	0	0	14
0	1	1	1	0	0	0	15
0	1	1	1	1	0	0	16
1	0	0	0	0	0	0	17
1	0	0	0	1	0	0	18
1	0	0	1	0	0	0	19
1	0	0	1	1	0	0	20
1	0	1	0	0	0	0	21
1	0	1	0	1	0	0	22
1	0	1	1	0	0	0	23
1	0	1	1	1	0	0	24
1	1	0	0	0	0	0	25
1	1	0	0	1	0	0	26
1	1	0	1	0	0	0	27
1	1	0	1	1	0	0	28
1	1	1	0	0	0	0	29
1	1	1	0	1	0	0	30
1	1	1	1	0	0	0	31
1	1	1	1	1	0	0	32

-8-

X = Don't Care

#### **TERMINOLOGY**

 $V_{\mathrm{DD}}$ Most Positive Power Supply Potential.  $V_{SS}$ Most Negative Power Supply in a Dual-Supply Application. In single-supply applications, connect to GND. Positive Supply Current.  $I_{DD}$ Negative Supply Current.  $I_{SS}$ **GND** Ground (0 V) Reference. S Source Terminal. May be an input or output. Drain Terminal. May be an input or output. D  $V_D(V_S)$ Analog Voltage on Terminals D, S. Ohmic Resistance between D and S.  $R_{ON}$  $\Delta R_{\rm ON}$ On Resistance Match between any Two Channels. Flatness is defined as the difference between the maximum and minimum value of on resistance, R<sub>FLAT(ON)</sub> as measured over the specified analog signal range. I<sub>S</sub> (OFF) Source Leakage Current with the Switch OFF. I<sub>D</sub> (OFF) Drain Leakage Current with the Switch OFF.  $I_D, I_S (ON)$ Channel Leakage Current with the Switch ON.  $V_{INI}$ Maximum Input Voltage for Logic 0.  $V_{INH}$ Minimum Input Voltage for Logic 1.  $I_{INL}$  ( $I_{INH}$ ) Input Current of the Digital Input. C<sub>S</sub> (OFF) OFF Switch Source Capacitance. Measured with reference to ground. C<sub>D</sub> (OFF) OFF Switch Drain Capacitance. Measured with reference to ground.  $C_D, C_S(ON)$ ON Switch Capacitance. Measured with reference to ground.  $C_{IN}$ Digital Input Capacitance. Delay time measured between the 50% points of the eighth clock falling edge and 90% points of the output **t**TRANSITION when switching from one address state to another. OFF time measured between the 80% points of both switches when switching from one address state to another.  $t_{\rm D}$ 

Insertion Loss The Loss Due to the On Resistance of the Switch.

A measure of unwanted signal coupling through an OFF switch.

The Frequency Response of the ON Switch.

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

A measure of unwanted signal is coupled through from one channel to another as a result of parasitic capacitance.

REV. B –9–


Charge Injection

**OFF** Isolation


On Response

Crosstalk


### **ADG725/ADG731—Typical Performance Characteristics**




TPC 1. On Resistance vs.  $V_D$  ( $V_S$ ), Single Supply




TPC 2. On Resistance vs.  $V_D$  ( $V_S$ ), Dual Supply




TPC 3. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply




TPC 4. On Resistance vs.  $V_D$  ( $V_S$ ), Single Supply




TPC 5. On Resistance vs.  $V_D(V_S)$ , Dual Supply




TPC 6. Leakage Currents vs. Temperature



TPC 7. ADG731 Charge Injection vs. Source Voltage





TPC 8. Switching Times vs. Temperature




TPC 9. Logic Threshold Voltage vs. Supply Voltage


-10- REV. B








TPC 11. Crosstalk vs. Frequency




TPC 12. ON Response vs. Frequency


### **Test Circuits**




Test Circuit 1. On Resistance



Test Circuit 3. I<sub>D</sub> (OFF)




Test Circuit 2. I<sub>S</sub> (OFF)




Test Circuit 4. I<sub>D</sub> (ON)

REV. B -11-


### **TEST CIRCUITS (continued)**



Test Circuit 5. Switching Time of Multiplexer, t<sub>TRANSITION</sub>




Test Circuit 6. Break-Before-Make Delay, t<sub>OPEN</sub>




Test Circuit 7. Charge Injection

-12- REV. B




\*SIMILAR CONNECTION FOR ADG725

Test Circuit 8. OFF Isolation



\*SIMILAR CONNECTION FOR ADG725 CHANNEL-TO-CHANNEL CROSSTALK = 20 LOG

Test Circuit 9. Channel-to-Channel Crosstalk



\*SIMILAR CONNECTION FOR ADG725

Test Circuit 10. Bandwidth

#### **POWER-ON RESET**

On power-up of the device, all switches will be in the OFF condition. The Internal Shift Register is filled with zeros and will remain so until a valid write takes place.

#### **SERIAL INTERFACE**

The ADG725 and ADG731 have a 3-wire serial interface (SYNC, SCLK, and DIN) that is compatible with SPI, QSPI, and MICROWIRE interface standards and most DSPs. Figure 1 shows the timing diagram of a typical write sequence.

Data is written to the 8-bit Shift Register via DIN under the control of the  $\overline{SYNC}$  and SCLK signals.

When SYNC goes low, the Input Shift Register is enabled. An 8-bit counter is also enabled. Data from DIN is clocked into the Shift Register on the falling edge of SCLK. Figures 2 and 3 show the contents of the Input Shift Registers for these devices. When the part has received eight clock cycles after SYNC has been pulled low, the switches are automatically updated with the new configuration and the Input Shift Register is disabled.

The ADG725  $\overline{\text{CSA}}$  and  $\overline{\text{CSB}}$  data bits allow the user the flexibility to change the configuration of either or both banks of the multiplexer.

#### MICROPROCESSOR INTERFACING

Microprocessor interfacing to the ADG725/ADG731 is via a serial bus that uses standard protocol compatible with microcontrollers and DSP processors. The communications channel is a 3-wire interface consisting of a clock signal, a data signal, and a synchronization signal. The ADG725/ADG731 requires an 8-bit data-word with data valid on the falling edge of SCLK.

Figures 4–7 illustrate simple 3-wire interfaces with popular microcontrollers and DSPs.

### ADSP-21xx to ADG725/ADG731 Interface

The ADSP-21xx family of DSPs are easily interfaced to the ADG725/ADG731 without the need for extra logic. Figure 4 shows an example of an SPI interface between the ADG725/ADG731 and the ADSP-2191M. SCK of the ADSP-2191M drives the SCLK of the mux, while the MOSI output drives the serial data line, DIN. SYNC is driven from one of the port lines, in this case SPIxSEL.




Figure 4. ADSP-2191M to ADG725/ADG731 Interface

REV. B –13–

A serial interface between the ADG725/ADG731 and the ADSP-2191M SPORT is shown in Figure 5. In this interface example, SPORT0 is used to transfer data to the switch. Transmission is initiated by writing a word to the Tx Register after the SPORT has been enabled. In a write sequence, data is clocked out on each rising edge of the DSP's serial clock and clocked into the ADG725/ADG731 on the falling edge of its SCLK. The update of each switch condition takes place automatically after the eighth SCLK falling edge, regardless of the frame sync condition.

Communication between two devices at a given clock speed is possible when the following specs are compatible: frame sync delay and frame sync setup and hold, data delay and data setup and hold, and SCLK width. The ADG725/ADG31 expects a  $t_4$  ( $\overline{SYNC}$  falling edge to SCLK falling edge set-up time) of 13 ns minimum. Consult the ADSP-21xx User Manual for information on clock and frame sync frequencies for the SPORT Register.

The SPORT Control Register should be set up as follows:

TFSW = 1, Alternate Framing

INVTFS = 1, Active Low Frame Signal

DTYPE = 00, Right Justify Data

ISCLK = 1, Internal Serial Clock

TFSR = 1, Frame Every Word

ITFS = 1, Internal Framing Signal

SLEN = 0111, 8-Bit Data-Word




Figure 5. ADSP-2191M to ADG725/ADG731 Interface

### 8051 to ADG725/ADG731 Interface

A serial interface between the ADG725/ADG731 and the 8051 is shown in Figure 6. TXD of the 8051 drives SCLK of the ADG725/ADG731, while RXD drives the serial data line, DIN. P3.3 is a bit-programmable pin on the serial port and is used to drive  $\overline{\text{SYNC}}$ .

The 8051 provides the LSB of its SBUF Register as the first bit in the data stream. The user will have to ensure that the data in the SBUF Register is arranged correctly as the switch expects MSB first.

When data is to be transmitted to the switch, P3.3 is taken low. Data on RXD is clocked out of the microcontroller on the rising edge of TXD and is valid on the falling edge. As a result, no glue logic is required between the ADG725/ADG731 and microcontroller interface.



Figure 6. 8051 to ADG725/ADG731 Interface

#### MC68HC11 Interface to ADG725/ADG731

Figure 7 shows an example of a serial interface between the ADG725/ADG731 and the MC68HC11 microcontroller. SCK of the 68HC11 drives the SCLK of the mux, while the MOSI output drives the serial data line, DIN. SYNC is driven from one of the port lines, in this case PC7. The 68HC11 is configured for Master Mode: MSTR = 1, CPOL = 0, and CPHA = 1. When data is transferred to the part, PC7 is taken low, and data is transmitted MSB first. Data appearing on the MOSI output is valid on the falling edge of SCK.




Figure 7. MC68HC11 Interface to ADG725/ADG731

#### APPLICATION CIRCUITS

### ADG725/ADG731 in an Optical Network Control Loop

The ADG725/ADG731 can be used in optical network applications that have higher port counts and greater multiplexing requirements. The ADG725/ADG731 are well suited to these applications because they allow a single control circuit to connect a higher number of channels without increasing board size and design complexity.

In the circuit shown in Figure 8, the 0 V to 5 V outputs of the AD5532HS are amplified to a range of 0 V to 180 V and then used to control actuators that determine the position of MEMS mirrors in an optical switch. The exact position of each mirror is measured using sensors. The sensor readings are muxed using the ADG731, a 32-channel switch, and fed back to a single-channel 14-bit ADC (AD7894).

The control loop is driven by an ADSP-2191L, a 32-bit DSP with an SPI compatible SPORT interface. It writes data to the DAC, controls the multiplexer, and reads data from the ADC via a 3-wire serial interface.




Figure 8. Optical Network Control Loop

### Expand the Number of Selectable Serial Devices Using the ADG725/ADG731

The SYNC pin of the ADG725/ADG731 can be used to select one of a number of multiplexers. All devices receive the same serial clock and serial data, but only one device will receive the

SYNC signal at any one time. The mux addressed will be determined by the decoder. There will be some digital feedthrough from the digital input lines. Using a burst clock will minimize the effects of digital feedthrough on the analog signal channels. Figure 9 shows a typical circuit.





Figure 9. Addressing Multiple ADG725/ADG731s Using a Decoder

REV. B -15-


### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-220-WKKD.

Figure 10. 48-Lead Lead Frame Chip Scale Package [LFCSP] 7 mm × 7 mm Body and 0.75 mm Package Height (CP-48-4)

Dimensions shown in millimeters



#### COMPLIANT TO JEDEC STANDARDS MS-026ABC

Figure 11. 48-Lead Thin Plastic Quad Flat Package [TQFP] (SU-48) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADG725BCPZ	−40°C to +85°C	48-Lead Frame Chip Scale Package [LFCSP]	CP-48-4
ADG725BSUZ	-40°C to +85°C	48-Lead Thin Plastic Quad Flat Package [TQFP]	SU-48
ADG731BCPZ	−40°C to +85°C	48-Lead Frame Chip Scale Package [LFCSP]	CP-48-4
ADG731BCPZ-REEL	-40°C to +85°C	48-Lead Frame Chip Scale Package [LFCSP]	CP-48-4
ADG731BCPZ-REEL7	-40°C to +85°C	48-Lead Frame Chip Scale Package [LFCSP]	CP-48-4
ADG731BSUZ	-40°C to +85°C	48-Lead Thin Plastic Quad Flat Package [TQFP]	SU-48

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

### **REVISION HISTORY**

9/15—Rev. A to Rev. B	
Changed NC Pin to NIC Pin	Throughout
Added Exposed Pad Notation, ADG725 Pin O	Configuration 7
Updated Outline Dimensions	16
Changes to Ordering Guide	16
6/03—Rev. 0 to Rev. A	
Edits to Ordering Guide	6
Edits to Pin Configurations	7
Edits to Pin Function Descriptions	7
Changes to Test Circuit 3	11
Updated Outline Dimensions	

