# Low Voltage 1:27 Clock Distribution Chip

The MPC941 is a 1:27 low voltage clock distribution chip. The device features the capability to select either a differential LVPECL or an LVCMOS compatible input. The 27 outputs are LVCMOS compatible and feature the drive strength to drive  $50\Omega$  series or parallel terminated transmission lines. With output–to–output skews of 250ps, the MPC941 is ideal as a clock distribution chip for the most demanding of synchronous systems. For a similar product with a smaller number of outputs, please consult the MPC940 data sheet.

- LVPECL or LVCMOS Clock Input
- 250ps Maximum Output-to-Output Skew
- Drives Up to 54 Independent Clock Lines
- Maximum Output Frequency of 250MHz
- High Impedance Output Enable
- 48-Lead LQFP Packaging
- 3.3V or 2.5V VCC Supply Voltage

With a low output impedance, in both the HIGH and LOW logic states, the output buffers of the MPC941 are ideal for driving series terminated transmission lines. More specifically, each of the 27 MPC941 outputs can drive two series terminated  $50\Omega$  transmission lines. With this capability, the MPC941 has an effective fanout of 1:54. With this level of fanout, the MPC941 provides enough copies of low skew clocks for most high performance synchronous systems.

# **MPC941**

LOW VOLTAGE 3.3V/2.5V 1:27 CLOCK DISTRIBUTION CHIP




FA SUFFIX 48-LEAD LQFP PACKAGE CASE 932-02

The differential LVPECL inputs of the MPC941 allow the device to interface directly with an LVPECL fanout buffer like the MC100EP111 to build very wide clock fanout trees or to couple to a high frequency clock source. The LVCMOS input provides a more standard interface for applications requiring only a single clock distribution chip at relatively low frequencies. In addition, the two clock sources can be used as a test clock interface as well as the primary system clock. A logic HIGH on the LVCMOS\_CLK\_Sel pin will select the LVCMOS level clock input.

The MPC941 is fully 3.3V and 2.5V compatible. The 48-lead LQFP package was chosen to optimize performance, board space and cost of the device. The 48-lead LQFP has a 7x7mm body size.

# LOGIC DIAGRAM PECL\_CLK pulldown LVCMOS\_CLK pulldown LVCMOS\_CLK\_Sel pulldown Q0 Q25 Q26

Pinout: 48-Lead QFP (Top View)



### **FUNCTION TABLE**

LVCMOS_CLK_Sel	Input
0	PECL_CLK
1	LVCMOS_CLK

**Table 1: PIN CONFIGURATIONS** 

Pin	I/O	Туре	Function
PECL_CLK, PECL_CLK	Input	LVPECL	LVPECL differential reference clock inputs
LVCMOS_CLK	Input	LVCMOS	Alternative reference clock input
LVCMOS_CLK_Sel	Input	LVCMOS	Input reference clock select
ŌE	Input	LVCMOS	Output tristate control
GND		Supply	Negative voltage supply output bank (GND)
VCC		Supply	Positive voltage supply
Q0 - Q26	Output	LVCMOS	Clock outputs

Table 2: ABSOLUTE MAXIMUM RATINGS\*

Symbol	Characteristics	Min	Max	Unit
Vcc	Supply Voltage	-0.3	3.6	V
V <sub>IN</sub>	DC Input Voltage	-0.3	V <sub>CC</sub> +0.3	V
Vout	DC Output Voltage	-0.3	V <sub>CC</sub> +0.3	V
I <sub>IN</sub>	DC Input Current		±20	mA
IOUT	DC Output Current		±50	mA
TS	Storage temperature	-40	125	°C

<sup>\*</sup> Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

Table 3: DC CHARACTERISTICS ( $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = -40$  to  $+85^{\circ}C$ )

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
VIH	Input high voltage LVCMOS_CLK	2.0		V <sub>CC</sub> + 0.3	V	LVCMOS
V <sub>IL</sub>	Input low voltage LVCMOS_CLK	-0.3		0.8	V	LVCMOS
I <sub>IN</sub>	Input current			±120a	μΑ	
VPP	Peak-to-peak input voltage PECL_CLK, PECL_CLK	500			mV	LVPECL
VCMR	Common Mode Range PECL_CLK, PECL_CLK	1.2		V <sub>CC</sub> -0.8	V	LVPECL
Voн	Output High Voltage	2.4			V	I <sub>OH</sub> =-24 mA <sup>b</sup>
V <sub>OL</sub>	Output Low Voltage			0.55 0.40	V	I <sub>OL</sub> = 24mA <sup>b</sup> I <sub>OL</sub> =12mA
loz	Output tristate leakage current			100	μΑ	
ZOUT	Output impedance		14 - 17		Ω	
C <sub>PD</sub>	Power Dissipation Capacitance		7-8	10	pF	Per Output
C <sub>IN</sub>	Input capacitance		4.0		pF	
Iccq	Maximum Quiescent Supply Current			5	mA	All V <sub>CC</sub> Pins
V <sub>TT</sub>	Output termination voltage		V <sub>CC</sub> ÷2		V	

a. Input pull-up / pull-down resistors influence input current.

**Table 4: AC CHARACTERISTICS**  $(V_{CC} = 3.3V \pm 5\%, T_A = -40 \text{ to } +85^{\circ}C)^2$ 

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
fMAX	Maximum Output Frequency	0		250b	MHz	
t <sub>r</sub> , t <sub>f</sub>	LVCMOS_CLK Input Rise/Fall Time			1.0 <sup>C</sup>	ns	0.8 to 2.0V
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation delay PECL_CLK to any Q LVCMOS_CLK to any Q	1.2 0.9	1.8 1.5	2.6 2.3	ns ns	
<sup>t</sup> PLZ, HZ	Output Disable Time				ns	
<sup>t</sup> PZL, LZ	Output Enable Time				ns	
<sup>t</sup> sk(O)	Output-to-output Skew PECL_CLK to any Q LVCMOS_CLK to any Q		125 125	250 250	ps	
t <sub>sk(PP)</sub>	Device-to-device Skew PECL_CLK to any Q LVCMOS_CLK to any Q			1000 1000	ps ps	For a given T <sub>A</sub> and V <sub>CC</sub> , any Q
t <sub>sk(PP)</sub>	Device-to-device Skew PECL_CLK to any Q LVCMOS_CLK to any Q			1400 1400	ps ps	For any T <sub>A</sub> , V <sub>CC</sub> and Q
DCQ	Output Duty Cycle PECL_CLK to any Q LVCMOS_CLK to any Q	45 45	50 50	60 55	% %	DC <sub>REF</sub> = 50% DC <sub>REF</sub> = 50%
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time	0.2		1.0	ns	0.55 to 2.4V

a. AC characteristics apply for parallel output termination of  $50\Omega$  to V<sub>TT</sub>.

b. The MPC941 is capable of driving  $50\Omega$  transmission lines on the incident edge. Each output drives one  $50\Omega$  parallel terminated transmission line to a termination voltage of  $V_{TT}$ . Alternatively, the device drives up to two  $50\Omega$  series terminated transmission lines.

b. AC characteristics are guaranteed up to f<sub>max</sub>. Please refer to applications section for information on power consumption versus operating frequency and thermal management.

c. Fast input signal transition times are required to maintain part-to-part skew specification. If part-to-part skew is not critical to the application, signal transition times smaller than 3 ns can be applied to the MPC941.

**Table 5: DC CHARACTERISTICS** ( $V_{CC} = 2.5V \pm 5\%$ ,  $T_A = -40$  to  $+85^{\circ}C$ )

Symbol	Characteristics		Min	Тур	Max	Unit	Condition
VIH	Input high voltage LVCMOS_	_CLK	1.7		V <sub>CC</sub> + 0.3	V	LVCMOS
V <sub>IL</sub>	Input low voltage LVCMOS_	_CLK	-0.3		0.7	V	LVCMOS
I <sub>IN</sub>	Input current				±120a	μΑ	
VPP	Peak-to-peak input voltage PECL_PECL_		500			mV	LVPECL
VCMR	Common Mode Range PECL PECL		1.1		V <sub>CC</sub> -0.7	V	LVPECL
Voн	Output High Voltage		1.8			V	I <sub>OH</sub> =-15 mA <sup>b</sup>
V <sub>OL</sub>	Output Low Voltage				0.6	V	I <sub>OL</sub> = 15 mA <sup>b</sup>
loz	Output tristate leakage current				100	μΑ	
Z <sub>OUT</sub>	Output impedance			18 – 20		Ω	
C <sub>PD</sub>	Power Dissipation Capacitance			7–8	10	pF	Per Output
C <sub>IN</sub>	Input capacitance			4.0		pF	
Iccq	Maximum Quiescent Supply Current				5	mA	All V <sub>CC</sub> Pins
VTT	Output termination voltage			V <sub>CC</sub> ÷2		V	

a. Input pull-up / pull-down resistors influence input current.

Table 6: AC CHARACTERISTICS  $(V_{CC} = 2.5V \pm 5\%, T_A = -40 \text{ to } +85^{\circ}C)^2$ 

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
f <sub>MAX</sub>	Maximum Output Frequency	0		250b	MHz	
t <sub>r</sub> , t <sub>f</sub>	LVCMOS_CLK Input Rise/Fall Time			1.0 <sup>C</sup>	ns	0.7 to 1.7V
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation delay PECL_CLK to any Q LVCMOS_CLK to any Q	1.3 1.0	2.1 1.8	2.9 2.6	ns ns	
<sup>t</sup> PLZ, HZ	Output Disable Time				ns	
<sup>t</sup> PZL, LZ	Output Enable Time				ns	
t <sub>sk(O)</sub>	Output-to-output Skew PECL_CLK to any Q LVCMOS_CLK to any Q		125 125	250 250	ps	
t <sub>sk(PP)</sub>	Device-to-device Skew PECL_CLK to any Q LVCMOS_CLK to any Q			1200 1200	ps ps	For a given T <sub>A</sub> and V <sub>CC</sub> , any Q
t <sub>sk(PP)</sub>	Device-to-device Skew PECL_CLK to any Q LVCMOS_CLK to any Q			1600 1600	ps ps	For any T <sub>A</sub> , V <sub>CC</sub> and Q
DCQ	Output Duty Cycle PECL_CLK to any Q LVCMOS_CLK to any Q	45 45	50 50	60 55	% %	DC <sub>REF</sub> = 50% DC <sub>REF</sub> = 50%
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time	0.2		1.0	ns	0.6 to 1.6V

a. AC characteristics apply for parallel output termination of  $50\Omega$  to VTT.

b. The MPC941 is capable of driving  $50\Omega$  transmission lines on the incident edge. Each output drives one  $50\Omega$  parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, the device drives up to two  $50\Omega$  series terminated transmission lines.

b. AC characteristics are guaranteed up to  $f_{\text{max}}$ . Please refer to the applications section for information on power consumption versus operating frequency and thermal management.

c. Fast input signal transition times are required to maintain part-to-part skew specification. If part-to-part skew is not critical to the application, signal transition times smaller than 3 ns can be applied to the MPC941.

### **APPLICATIONS INFORMATION**

### **Driving Transmission Lines**

The MPC941 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than  $20\Omega$  the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to application note AN1091 in the Timing Solutions data book (DL207/D).

In most high performance clock networks point—to—point distribution of signals is the method of choice. In a point—to—point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a  $50\Omega$  resistance to VCC/2. This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC941 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 1 "Single versus Dual Transmission Lines" illustrates an output driving a single series terminated line vs two series terminated lines in parallel. When taken to its extreme the fanout of the MPC941 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 1. Single versus Dual Transmission Lines

The waveform plots of Figure 2 "Single versus Dual Waveforms" show the simulation results of an output driving a single line vs two lines. In both cases the drive capability of the MPC941 output buffer is more than sufficient to drive  $50\Omega$  transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output–to–output skew of the MPC941. The output waveform in Figure 2 shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the  $36\Omega$  series resistor plus the output impedance does not

match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$VL = VS (Zo / (Rs + Ro + Zo))$$

$$Zo = 50\Omega || 50\Omega$$

$$Rs = 36\Omega || 36\Omega$$

$$Ro = 14\Omega$$

$$VL = 3.0 (25 / (18 + 14 + 25) = 3.0 (25 / 57)$$

$$= 1.31V$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.5V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns).




Figure 2. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 3 "Optimized Dual Line Termination" should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.




Figure 3. Optimized Dual Line Termination

# Power Consumption of the MPC941 and Thermal Management

The MPC941 AC specification is guaranteed for the entire operating frequency range up to 250 MHz. The MPC941 power consumption and the associated long-term reliability may decrease the maximum frequency limit, depending on operating conditions such as clock frequency, supply voltage, output loading, ambient temperture, vertical convection and thermal conductivity of package and board. This section describes the impact of these parameters on the junction temperature and gives a guideline to estimate the MPC941 die junction temperature and the associated device reliability. For a complete analysis of power consumption as a function of operating conditions and associated long term device reliability please refer to the application note AN1545. According the AN1545, the long-term device reliability is a function of the die junction temperature:

Table 7: Die junction temperature and MTBF

Junction temperature (°C)	MTBF (Years)
100	20.4
110	9.1
120	4.2
130	2.0

Increased power consumption will increase the die junction temperature and impact the device reliability (MTBF). According to the system-defined tolerable MTBF, the die junction temperature of the MPC941 needs to be controlled and the thermal impedance of the board/package should be optimized. The power dissipated in the MPC941 is represented in equation 1.

Where I<sub>CCQ</sub> is the static current consumption of the MPC941, CPD is the power dissipation capacitance per output, (M) $\Sigma$ C<sub>L</sub> represents the external capacitive output load, N is the number of active outputs (N is always 27 in case of the MPC941). The MPC941 supports driving transmission lines to maintain high signal integrity and tight timing parameters. Any transmission line will hide the lumped capacitive load at the end of the board trace, therefore,  $\Sigma$ C<sub>L</sub> is zero for controlled transmission line systems and can be eliminated from equation 1. Using parallel termination output termination results in equation 2 for power dissipation.

In equation 2, P stands for the number of outputs with a parallel or the venin termination, Vol, Iol, Voh and Ioh are a function of the output termination technique and DC Q is the clock signal duty cyle. If transmission lines are used  $\Sigma C_L$  is zero in equation 2 and can be eliminated. In general, the use of controlled transmission line techniques eliminates the impact of the lumped capacitive loads at the end lines and greatly reduces the power dissipation of the device. Equation 3 describes the die junction temperature TJ as a function of the power consumption.

Where  $R_{thja}$  is the thermal impedance of the package (junction to ambient) and  $T_A$  is the ambient temperature. According to Table 7, the junction temperature can be used to estimate the long-term device reliability. Further, combining equation 1 and equation 2 results in a maximum operating frequency for the MPC941 in a series terminated transmission line system.

 $T_{J,MAX}$  should be selected according to the MTBF system requirements and Table 7.  $R_{thja}$  can be derived from Table 8. The  $R_{thja}$  represent data based on 1S2P boards, using 2S2P boards will result in a lower thermal impedance than indicated below.

Table 8: Thermal package impedance of the 48ld LQFP

Convection, LFPM	R <sub>thja</sub> (1P2S board), K/W
Still air	78
100 lfpm	68
200 lfpm	59
300 lfpm	56
400 lfpm	54
500 lfpm	53


If the calculated maximum frequency is below 250 MHz, it becomes the upper clock speed limit for the given application conditions. The following eight derating charts describe the safe frequency operation range for the MPC941. The charts were calculated for a maximum tolerable die junction temperature of 110°C (120°C), corresponding to a estimated MTBF of 9.1 years (4 years), a supply voltage of either 3.3V or 2.5V and series terminated transmission line or capacitive loading. Depending on a given set of these operating conditions and the available device convection a decision on the maximum operating frequency can be made.

$$P_{\text{TOT}} = \left[ I_{\text{CCQ}} + V_{\text{CC}} \cdot f_{\text{CLOCK}} \cdot \left( N \cdot C_{\text{PD}} + \sum_{M} C_{L} \right) \right] \cdot V_{\text{CC}}$$
 Equation 1

$$P_{TOT} = V_{CC} \cdot \left[ I_{CCQ} + V_{CC} \cdot f_{CLOCK} \cdot \left( N \cdot C_{PD} + \sum_{M} C_{L} \right) \right] + \sum_{P} \left[ DC_{Q} \cdot I_{OH} \cdot (V_{CC} - V_{OH}) + \left( 1 - DC_{Q} \right) \cdot I_{OL} \cdot V_{OL} \right]$$
Equation 2

$$T_{J} = T_{A} + P_{TOT} \cdot R_{thia}$$
 Equation 3


$$f_{\text{CLOCK,MAX}} = \frac{1}{C_{\text{PD}} \cdot N \cdot V_{\text{CC}}^2} \cdot \left[ \frac{T_{\text{J,MAX}} - T_{\text{A}}}{R_{\text{thja}}} - \left( I_{\text{CCQ}} \cdot V_{\text{CC}} \right) \right]$$
 Equation 4



300 T<sub>A</sub> = 35°C  $T_A = 45^{\circ}C$ OPERATING FREQUENCY (MHz)  $f_{MAX}$  (AC) 250 T<sub>A</sub> = 55°C 200 T<sub>A</sub> = 65°C 150 T<sub>A</sub> = 75°C 100 T<sub>A</sub> = 85°C Safe operation 50 <sup>′</sup>500 400 200 100 0 IFPM, CONVECTION

Figure 4. Maximum MPC941 frequency, V<sub>CC</sub> = 3.3V, MTBF 9.1 years, driving series terminated transmission lines

Figure 5. Maximum MPC941 frequency, V<sub>CC</sub> = 3.3V, MTBF 9.1 years, 4 pF load per line







Figure 6. Maximum MPC941 frequency, V<sub>CC</sub> = 3.3V, MTBF 4 years, driving series terminated transmission lines

Figure 7. Maximum MPC941 frequency, V<sub>CC</sub> = 3.3V, MTBF 4 years, 4 pF load per line







Figure 8. Maximum MPC941 frequency, V<sub>CC</sub> = 2.5V, MTBF 9.1 years, driving series terminated transmission lines

Figure 9. Maximum MPC941 frequency, V<sub>CC</sub> = 2.5V, MTBF 9.1 years, 4 pF load per line






Figure 10. Maximum MPC941 frequency, V<sub>CC</sub> = 2.5V, MTBF 4 years, driving series terminated transmission lines

Figure 11. Maximum MPC941 frequency, V<sub>CC</sub> = 2.5V, MTBF 4 years, 4 pF load per line




Figure 12. LVCMOS\_CLK MPC941 AC test reference for  $V_{CC} = 3.3V$  and  $V_{CC} = 2.5V$ 




Figure 13. PECL\_CLK MPC941 AC test reference for  $V_{CC} = 3.3V$  and  $V_{CC} = 2.5V$ 





Figure 14. LVPECL Propagation delay (tpD) test reference



The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

Figure 16. Output Duty Cycle (DC)





Figure 18. Output Transition Time Test Reference

Figure 15. LVCMOS Propagation delay (tpD) test reference



The pin-to-pin skew is defined as the worst case difference in propagation delay between any two similar delay paths within a single device

Figure 17. Output-to-output Skew tSK(O)





Figure 19. Input Transition Time Test Reference

### **OUTLINE DIMENSIONS**



## **NOTES**

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and market trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

**USA/EUROPE/Locations Not Listed**: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569

Technical Information Center: 1-800-521-6274

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26668334

HOME PAGE: http://www.motorola.com/semiconductors/

