







CD54HC73, CD74HC73, CD74HCT73 SCHS134G - FEBRUARY 1998 - REVISED OCTOBER 2022

CDx4HC73 CD74HCT73 Dual J-K Flip-Flop with Reset Negative-Edge Trigger

1 Features

- Hysteresis on clock inputs for improved noise immunity and increased input rise and fall times
- Asynchronous reset
- Complementary outputs
- Buffered inputs
- Typical $f_{MAX} = 60 \text{ MHz}$ at $V_{CC} = 5 \text{ V}$, $C_1 = 15 \text{ pF}, T_A = 25^{\circ}\text{C}$
- Fanout (over temperature range)
 - Standard outputs: 10 LSTTL loads
 - Bus driver outputs: 15 LSTTL loads
- Wide operating temperature range: -55°C to 125°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL Logic ICs
- · HC types
 - 2 V to 6V operation
 - $-\;$ High noise immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5 V
- HCT types
 - 4.5 V to 5.5 V operation
 - Direct LSTTL input logic compatibility, $V_{IL} = 0.8 \text{ V (max)}, V_{IH} = 2 \text{ V (min)}$
 - CMOS input compatibility, I₁ ≤ 1 μA at V_{OI}, V_{OH}


2 Description

The 'HC73 and CD74HCT73 utilize silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
CD74HC73M	SOIC (14)	8.65 mm × 3.90 mm
CD74HCT73M	SOIC (14)	8.65 mm × 3.90 mm
CD74HC73E	PDIP (14)	19.31 mm × 6.35 mm
CD74HCT73E	PDIP (14)	19.31 mm × 6.35 mm
CD54HC73F	CDIP (14)	19.55 mm × 6.71 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Functional Block Diagram




Table of Contents

1 Features	1 7.2 Functional Block Diagram
2 Description	
3 Revision History	2 8 Power Supply Recommendations10
4 Pin Configuration and Functions	3 9 Layout10
5 Specifications	4 9.1 Layout Guidelines10
5.1 Absolute Maximum Ratings ⁽¹⁾	4 10 Device and Documentation Support1
5.2 Recommended Operating Conditions	4 10.1 Receiving Notification of Documentation Updates 1
5.3 Thermal Information	
5.4 Electrical Specifications	
5.5 Prerequisite for Switching Specifications	
5.6 Switching Specifications	
6 Parameter Measurement Information	
7 Detailed Description	
7.1 Overview	
3 Revision History NOTE: Page numbers for previous revisions may diffe	er from page numbers in the current version.
Changes from Revision F (January 2022) to Revisi	ion G (October 2022) Page
• Increased RθJA for packages: D (86 to 138.7); N (80 to 91)
Changes from Revision E (August 2003) to Revisi	ion F (January 2022) Page
Updated the numbering, formatting, tables, figures	, and cross-references throughout the document to reflect

modern data sheet standards......1



4 Pin Configuration and Functions



J, N, or D package 14-Pin CDIP, PDIP, or SOIC Top View



5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
I _{IK}	Input diode current	For $V_1 < -0.5 \text{ V}$ or $V_1 > V_{CC} + 0.5 \text{ V}$		± 20	mA
Io	Drain current, per output	For -0.5 V < V _O < V _{CC} + 0.5 V		± 25	mA
I _{OK}	Output diode current	For $V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$		± 20	mA
Io	Output source or sink current per output pin	For $V_O > -0.5 \text{ V}$ or $V_O < V_{CC} + 0.5 \text{ V}$		± 25	mA
I _{CC}	Continuous current through V _{CC} or GND	·		± 50	mA
TJ	Junction temperature			±150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

5.2 Recommended Operating Conditions

			MIN	MAX	UNIT
V	Supply voltage range	HC types	2	6	V
V _{CC}	Supply voltage range	HCT types	4.5	4.5 5.5	V
V _I , V _O	Input or output voltage		0	V _{CC}	V
		2 V		1000	
t _t	Input rise and fall time	4.5 V		500	ns
		6 V		400	
T _A	Temperature range		– 55	125	°C

5.3 Thermal Information

		D (SOIC)	N (PDIP)	
THERMAL ME	TRIC	14 PINS	14 PINS	UNIT
R _{0JA}	Junction-to-ambient thermal resistance ⁽¹⁾	138.7	91	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	93.8	78.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	94.7	70.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	49.1	58.6	°C/W
ΨЈВ	Junction-to-board characterization parameter resistance	94.3	70.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



5.4 Electrical Specifications

	PARAMETER	TEST	V _{CC}		25℃		–40℃ to	85℃	–55℃ to	125℃	UNIT
	PARAMETER	CONDITIONS(2)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
НС ТҮР	ES										
			2	1.5			1.5		1.5		
V_{IH}	High level input voltage		4.5	3.15			3.15		3.15		V
			6	4.2			4.2		4.2		
			2			0.5		0.5		0.5	
V_{IL}	Low level input voltage		4.5			1.35		1.35		1.35	V
			6			1.8		1.8		1.8	
		I _{OH} = – 20 μA	2	1.9			1.9		1.9		
	High level output voltage	I _{OH} = – 20 μA	4.5	4.4			4.4		4.4		
V_{OH}		I _{OH} = – 20 μA	6	5.9			5.9		5.9		V
	High level output voltag	I _{OH} = -4 mA	4.5	3.98			3.84		3.7		
	riigii ievei output voitage	I _{OH} = – 5.2 mA	6	5.48			5.34		5.2		
		I _{OL} = 20 μA	2			0.1		0.1		0.1	
	Low level output voltage	I _{OL} = 20 μA	4.5			0.1		0.1		0.1	
√ _{OL}		I _{OL} = 20 μA	6			0.1		0.1		0.1	V
	Low level output voltage	I _{OL} = 4 mA	4.5			0.26		0.33		0.4	
	Low level output voltage	I _{OL} = 5.2 mA	6			0.26		0.33		0.4	
l _l	Input leakage current	$V_I = V_{CC}$ or GND	6			±0.1		±1		±1	mA
Icc	Supply current	$V_I = V_{CC}$ or GND	6			4		40		80	mA
HCT TY	PES					•				•	
V _{IH}	High level input voltage		4.5 to 5.5	2			2		2		V
V _{IL}	Low level input voltage		4.5 to 5.5			0.8		0.8		0.8	V
	High level output voltage	I _{OH} = – 20 μA	4.5	4.4			4.4		4.4		
V _{OH}	High level output voltage	I _{OH} = – 4 mA	4.5	3.98			3.84		3.7		V
.,	Low level output voltage	I _{OL} = 20 μA	4.5			0.1		0.1		0.1	
V _{OL}	Low level output voltage	I _{OL} = 4 mA	4.5	,		0.26		0.33		0.4	V
lı	Input leakage current	V _I = V _{CC} and GND	5.5			±0.1		±1		±1	μA
СС	Supply current	V _I = V _{CC} and GND	5.5			4		40		80	μΑ
ΔI _{CC} (1)	Additional supply current per input pin	All inputs held at V_{CC} – 2.1	4.5 to 5.5		100	108		135		147	μΑ

 ⁽¹⁾ For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.
 (2) V_I = V_{IH} or V_{IL}.



5.5 Prerequisite for Switching Specifications

	DADAMETED	TEST	V 00		25℃		–40°C to	85℃	–55℃ to 125℃		UNIT
	PARAMETER	CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
нс тү	PES									'	
			2	80			100		120		
t _w	CP pulse width	-C _L = 50 pF	4.5	16			20		24		ns
			6	14			17		20		
			2	80			100		120		
t _w	R pulse width	-C _L = 50 pF	4.5	16			20		24		ns
			6	14			17		20		
			2	80			100		120		
t _{SU}	Setup time, J, K to CP	C _L = 50 pF	4.5	16			20		24		ns
			6	14			17		20		
			2	3			3		3		
Hold time, J, K to \overline{CP}	C _L = 50 pF	4.5	3			3		3		ns	
			6	3	,		3		3		
			2	80			100		120		
t _{REM}	Removal time	-C _L = 50 pF	4.5	16			20		24		ns
			6	14			17		20		
		0 50	2	6			5		4		
	OD to make	$C_L = 50 pF$	4.5	30	,		25		20		N 41 1-
f_{MAX}	CP frequency	C _L = 15 pF	5		60						MHz
		C _L = 50 pF	6	35			29		23		
нст т	YPES										
t _w	CP pulse width	C _L = 50 pF	4.5	16			20		24		ns
t _w	R pulse width	C _L = 50 pF	4.5	18			23		27		ns
t _{su}	Setup time, J, K to CP	C _L = 50 pF	4.5	16			20		24		ns
t _H	Hold time, J, K to CP	C _L = 50 pF	4.5	3			3		3		ns
t _{REM}	Removal time	C _L = 50 pF	4.5	12			15		18		ns
	<u>OD</u> (C _L = 50 pF	4.5	30			25		20		N 41 1
f _{MAX}	CP frequency	C _L = 15 pF	5		60						MHz



5.6 Switching Specifications

Input, t_r , $t_f = 6$ ns

	PARAMETER	TEST CONDITIONS	V _{CC} (V)		25℃		-40°C	to 85℃	−55° 125		UNIT	
		CONDITIONS	00 ()	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
нс тү	PES											
		C _L = 50 pF	2			160		200		240		
t _{PLH} ,	Propagation delay,	C _L = 50 pr	4.5			32		40		48	20	
t _{PHL}	CP to Q	C _L = 15 pF	5		13						ns	
		C _L = 50 pF	6			28		34		41		
		C _L = 50 pF	2			160		200		240		
t _{PLH} ,	Propagation delay,	C _L = 50 pr	4.5			32		40		48		
t _{PHL}	CP to Q	C _L = 15 pF	5		13						ns	
		C _L = 50 pF	6			28		34		41		
		C = 50 pE	2			145		180		220		
t _{PLH} ,	Propagation delay,	$C_L = 50 pF$	4.5			29		36		44	-	
t _{PHL}	\overline{R} to Q , \overline{Q}	C _L = 15 pF	5		12						ns	
		C _L = 50 pF	6	,		25		31		38		
			2			75		95	18	110		
t _{TLH} , t _{THL}	Output transition time	C _L = 50 pF	4.5			15		19		22	ns	
THL			6			13		16		19		
Cı	Input capacitance					10		10		10	pF	
C _{PD}	Power dissipation capacitance ⁽¹⁾ (2)		5		28						pF	
нст т	YPES											
t _{PLH} , t _{PHL}	Propagation delay, CP to Q	C _L = 50 pF	4.5			38		48		57	ns	
t _{PLH} , t _{PHL}	Propagation delay, CP to Q	C _L = 50 pF	4.5			36		45		54	ns	
t _{PLH} , t _{PHL}	Propagation delay, R to Q, Q	C _L = 50 pF	4.5			34		43		51	ns	
t _{TLH} , t _{THL}	Output transition time	C _L = 50 pF	4.5			15		19		22	ns	
Cı	Input capacitance					10		10		10	pF	
C _{PD}	Power dissipation capacitance ⁽¹⁾ (2)		5		28						pF	


⁽¹⁾ C_{PD} is used to determine the dynamic power consumption, per flip-flop. (2) $P_D = C_{PD} \ V_{CC} \ ^2 f_i + \sum C_L \ V_{CC} \ ^2 f_o$ where f_i = input frequency, f_o = output frequency, C_L = output load capacitance, V_{CC} = supply voltage.

6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_t < 2.5 \text{ ns}$.


For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C_L includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Push-Pull Outputs




(1) The greater between t_{PLH} and t_{PHL} is the same as $t_{\text{pd}}.$

Figure 6-2. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs



(1) The greater between t_r and t_f is the same as t_t.

Figure 6-3. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs



(1) The greater between t_{PLH} and t_{PHL} is the same as $t_{\text{pd}}.$

Figure 6-4. Voltage Waveforms, Propagation Delays for TTL-Compatible Inputs



7 Detailed Description


7.1 Overview

The 'HC73 and CD74HCT73 utilize silicon gate CMOS technology to achieve operating speeds equivalent to LSTTL parts. They exhibit the low power consumption of standard CMOS integrated circuits, together with the ability to drive 10 LSTTL loads

These flip-flops have independent J, K, Reset and Clock inputs and Q and $\overline{\mathbb{Q}}$ outputs. They change state on the negative-going transition of the clock pulse. Reset is accomplished asynchronously by a low level input. This device is functionally identical to the HC/HCT107 but differs in terminal assignment and in some parametric limits.

The HCT logic family is functionally as well as pin compatible with the standard LS logic family

7.2 Functional Block Diagram



7.3 Device Functional Modes

Table 7-1. Truth Table⁽¹⁾

	INP	UTS		OUTPUTS			
R	CP	J	K	Q	Q		
L	Х	Х	Х	L	Н		
Н	↓	L	L	No change			
Н	↓	Н	L	Н	L		
Н	↓	L	Н	L	Н		
Н	1	Н	Н	Toggle			
Н	Н	Х	Х	No change			

(1) H = high level (steady state), L = low level (steady state), X = irrelevant, ↓ = high-to-low transition



8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 11-May-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8515301CA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515301CA CD54HC73F3A	Samples
CD54HC73F	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC73F	Samples
CD54HC73F3A	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8515301CA CD54HC73F3A	Samples
CD74HC73E	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC73E	Samples
CD74HC73M96	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HC73M	Samples
CD74HC73MT	ACTIVE	SOIC	D	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC73M	Samples
CD74HCT73E	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT73E	Samples
CD74HCT73M	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT73M	Samples
CD74HCT73M96	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCT73M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

www.ti.com 11-May-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC73, CD74HC73:

Catalog : CD74HC73

Military: CD54HC73

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product


• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC73M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HC73M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HC73MT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HCT73M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 1-Jul-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	n) Height (mm)	
CD74HC73M96	SOIC	D	14	2500	356.0	356.0	35.0	
CD74HC73M96	SOIC	D	14	2500	356.0	356.0	35.0	
CD74HC73MT	SOIC	D	14	250	210.0	185.0	35.0	
CD74HCT73M96	SOIC	D	14	2500	356.0	356.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC73E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT73E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT73E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HCT73M	D	SOIC	14	50	506.6	8	3940	4.32

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a certain is using glass int.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated