

# DP8520A/DP8521A/DP8522A microCMOS Programmable 256k/1M/4M Video RAM Controller/Drivers

# General Description

The DP8520A/21A/22A video RAM controllers provide a low cost, single chip interface between video RAM and all 8-, 16- and 32-bit systems. The DP8520A/21A/22A generate all the required access control signal timing for VRAMs. An on-chip refresh request clock is used to automatically refresh the VRAM array. Refreshes and accesses are arbitrated on chip. If necessary, a WAIT or DTACK output inserts wait states into system access cycles, including burst mode accesses. RAS low time during refreshes and RAS precharge time after refreshes and back to back accesses are guaranteed through the insertion of wait states. Separate on-chip precharge counters for each RAS output can be used for memory interleaving to avoid delayed back to back accesses because of precharge. An additional feature of the DP8522A is two access ports to simplify dual accessing. Arbitration among these ports and refresh is done on chip.

### Features

 $\blacksquare$  On chip high precision delay line to quarantee critical VRAM access timing parameters

PRELIMINARY

May 1992

- microCMOS process for low power High capacitance drivers for RAS, CAS, DT/OE and
- VRAM address on chip
- On chip support for nibble, page and static column VRAMs
- $\blacksquare$  Byte enable signals on chip allow byte writing in a word size up to 16 bits with no external logic
- Selection of controller speeds: 20 MHz and 25 MHz
- On board Port A/Port B (DP8522A only)/refresh arbitration logic
- Direct interface to all major microprocessors (application notes available)
- $\blacksquare$  4  $\overline{\text{RAS}}$  and 4  $\overline{\text{CAS}}$  drivers (the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  configuration is programmable)





TL/F/9338

DPGS20A/DAS21A/DPGCMOS Programmable<br>256k/1M/4M Video RAM Controller/Drivers 256k/1M/4M Video RAM Controller/Drivers DP8520A/DP8521A/DP8522A microCMOS Programmable

# Table of Contents

### 1.0 INTRODUCTION

### 2.0 SIGNAL DESCRIPTIONS

- 2.1 Address, R/W and Programming Signals
- 2.2 VRAM Control Signals
- 2.3 Refresh Signals
- 2.4 Port A Access Signals
- 2.5 Port B Access Signals (DP8522A)
- 2.6 Common Dual Port Signals (DP8522A)
- 2.7 Power Signals and Capacitor Input
- 2.8 Clock Inputs

### 3.0 PORT A ACCESS MODES

- 3.1 Access Mode 0
- 3.2 Access Mode 1

### 4.0 REFRESH OPTIONS

- 4.1 Refresh Control Modes
	- 4.1.1 Automatic Internal Refresh
	- 4.1.2 Externally Controlled/Burst Refresh
	- 4.1.3 Refresh Request/Acknowledge
- 4.2 Refresh Cycle Types
	- 4.2.1 Conventional Refresh
	- 4.2.2 Staggered Refresh
	- 4.2.3 Error Scrubbing Refresh
- 4.3 Extending Refresh
- 4.4 Clearing the Refresh Address Counter
- 4.5 Clearing the Refresh Request Clock

### 5.0 PORT A WAIT STATE SUPPORT

- 5.1 WAIT Type Output
- 5.2 DTACK Type Output
- 5.3 Wait State Support for VRAM Transfer Cycles
- 5.4 Dynamically Increasing the Number of Wait States
- 5.5 Guaranteeing RAS Low Time and RAS Precharge Time

### 6.0 DP8520A/21A/22A VIDEO RAM SUPPORT

6.1 Support for VRAM Transfer Cycles

6.2 Support for VRAM Access Cycles through Port A

### 7.0 ADDITIONAL ACCESS SUPPORT FEATURES

- 7.1 Address Latches and Column Increment
- 7.2 Address Pipelining
- 7.3 Delay CAS During Write Accesses

### 8.0 RAS AND CAS CONFIGURATION MODES

- 8.1 Byte Writing
- 8.2 Memory Interleaving
- 8.3 Address Pipelining
- 8.4 Error Scrubbing
- 8.5 Page/Burst Mode

### 9.0 PROGRAMMING AND RESETTING

- 9.1 Mode Load Only Programming
- 9.2 Chip Selected Access Programming
- 9.3 External Reset
- 9.4 Definition of Programming Bits
- 10.0 TEST MODE

### 11.0 VRAM CRITICAL TIMING OPTIONS

- 11.1 Programming Values of t<sub>RAH</sub> and t<sub>ASC</sub>
- 11.2 Calculation of t<sub>RAH</sub> and t<sub>ASC</sub>

### 12.0 DUAL ACCESSING (DP8522A)

- 12.1 Port B Access Mode
- 12.2 Port B Wait State Support
- 12.3 Common Port A and Port B Dual Port Functions 12.3.1 GRANTB Output

12.3.2 LOCK Input

### 13.0 ABSOLUTE MAXIMUM RATINGS

### 14.0 DC ELECTRICAL CHARACTERISTICS

- 15.0 AC TIMING PARAMETERS
- 16.0 FUNCTIONAL DIFFERENCES BETWEEN THE DP8520A/21A/22A AND THE DP8520/21/22

### 17.0 DP8520A/21A/22A USER HINTS

18.0 DESCRIPTION OF A DP8522A/DP8500 SYSTEM INTERFACE

# 1.0 Introduction

The DP8520A/21A/22A are CMOS Video RAM controllers that incorporate many advanced features including the capabilities of address latches, refresh counter, refresh clock, row, column and refresh address multiplexor, delay line, refresh/access/VRAM transfer cycle arbitration logic and high capacitive drivers. The programmable system interface allows any manufacturer's microprocessor or bus to directly interface via the DP8520A/21A/22A to VRAM arrays up to 64 Mbytes in size.

After power up, the DP8520A/21A/22A must first be programmed before accessing the VRAM. The chip is programmed through the address bus.

There are two methods of programming the chip. The first method, mode load only, is accomplished by asserting the signal mode load, ML. A valid programming selection is presented on the row, column, bank and  $\overline{\text{ECAS}}$  inputs, then  $\overline{\text{ML}}$ is negated. When  $\overline{\text{ML}}$  is negated, the chip is programmed with the valid programming bits on the address bus.

The second method, chip selected access, is accomplished by asserting ML and performing a chip selected access. When  $\overline{\text{CS}}$  and  $\overline{\text{AREQ}}$  are asserted for the access, the chip is programmed. During this programming access, the programming bits affecting the wait logic become effective immediately, allowing the access to terminate. After the access,  $\overline{\text{ML}}$  is negated and the rest of the programming bits take effect.

Once the DP8520A/21A/22A has been programmed, a 60 ms initialization period is entered. During this time, the DP8520A/21A/22A controllers perform refreshes to the VRAM array so further VRAM warm up cycles are unnecessary.

The DP8520A/21A/22A can now be used to access the VRAM. There are two modes of accessing with the controller. The two modes are Mode 0, which initiates RAS synchronously, and Mode 1, which initiates RAS asynchronously.

To access the VRAM using Mode 0, the signal ALE is asserted along with  $\overline{\text{CS}}$  to ensure a valid VRAM access. ALE asserting sets an internal latch and only needs to be pulsed and not held throughout the entire access. On the next rising clock edge, after the latch is set, RAS will be asserted for that access. The DP8520A/21A/22A will place the row address on the VRAM address bus, guarantee the programmed value of row address hold time of the VRAM, place the column address on the VRAM address bus, guarantee the programmed value of column address setup time and assert CAS. AREQ can be asserted anytime after the clock edge which starts the access RAS. RAS and CAS will extend until AREQ is negated.

The other access mode, Mode 1, is asynchronous to the clock. When ADS is asserted, RAS is asserted. The DP8520A/21A/22A will place the row address on the VRAM address bus, guarantee the programmed value of row address hold time, place the column address on the VRAM address bus, guarantee the programmed value of column address setup time and assert CAS. AREQ can be tied to ADS or can be asserted after ADS is asserted. AREQ negated will terminate the access.

The DP8520A/21A/22A also provides full support for VRAM transfer cycles. To begin the cycle, the input AVSRLRQ, Advanced Video Shift Register Load Request, is

asserted and must precede the input VSRL, Video Shift Register Load, asserting by enough CLK periods to guarantee any access in progress or pending refresh can finish. VSRL asserting causes DT/OE to transition low immediately. Both  $\overline{\text{VSRL}}$  and  $\overline{\text{DT}}/\overline{\text{OE}}$  assert before  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  assert for the transfer. The cycle is ended by  $\overline{\text{DT}}/\overline{\text{OE}}$  negating. This is caused by either VSRL negating or by four rising edges of CLK from VSRL asserting, whichever comes first. The DP8520A/21A/22A have greatly expanded refresh capabilities compared to other VRAM controllers. There are three modes of refreshing available. These modes are internal automatic refreshing, externally controlled/burst refreshing, and refresh request/acknowledge refreshing. Any of these modes can be used together or separately to achieve the desired results. In any combination of these modes, the programming of ECAS0 determines the use of the RFIP (RFRQ) pin. ECAS0 asserted during programming causes this pin to function as RFIP which will assert just prior to a refresh cycle and will negate when the refresh is

completed. ECAS0 negated during programming causes this pin to function as RFRQ which indicates an internal refresh request when asserted. When using internal automatic refreshing, the DP8520A/

21A/22A will generate an internal refresh request from the refresh request clock. The DP8520A/21A/22A will arbitrate between the refresh requests and accesses. Assuming an access is not currently in progress, the DP8520A/21A/22A will grant a refresh, assert RFIP if programmed, and on the next positive clock edge, refreshing will begin. If an access had been in progress, the refresh will begin after the access has terminated.

To use externally controlled/burst refresh, the user disables the internal refresh request by asserting the input DISRFRSH. A refresh can now be externally requested by asserting the input RFSH. The DP8520A/21A/22A will arbitrate between the external refresh request and accesses. Assuming an access is not currently in progress, the DP8520A/21A/22A will grant a refresh, assert RFIP if programmed, and on the next positive clock edge, refreshing will begin. If an access had been in progress, the refresh would take place after the access has terminated.

With refresh request/acknowledge mode, the DP8520A/ 21A/22A broadcasts the internal refresh request to the system through the RFRQ output pin. External circuitry can determine when to refresh the VRAM through the RFSH input.

The controllers have three types of refreshing available: conventional, staggered and error scrubbing. Any refresh control mode can be used with any type of refresh. In a conventional refresh, all of the RAS outputs will be asserted and negated at once. In a staggered refresh, the RAS outputs will be asserted one positive clock edge apart. Error scrubbing is the same as conventional refresh except that a CAS will be asserted during a refresh allowing the system to run that data through an EDAC chip and write it back to memory, if a single bit error has occurred. The refreshes can be extended with the EXTEND REFRESH input, EXTNDRF.

The DP8520A/21A/22A have wait support available as DTACK or WAIT. Both are programmable. DTACK, Data Transfer ACKnowledge, is useful for processors whose wait signal is active high. WAIT is useful for processors whose

### 1.0 Introduction (Continued)

wait signal is active low. The user can choose either at programming. These signals are used by the on-chip arbitor to insert wait states to guarantee the arbitration between accesses and refreshes or precharge. Both signals are independent of the access mode chosen.

DTACK will assert a programmed number of clock edges from the event that starts the access RAS. DTACK will be negated, when the access is terminated, by AREQ being negated. DTACK can also be programmed to toggle with the ECAS inputs during burst/page mode accesses.

WAIT is asserted during the start of the access (ALE and  $\overline{CS}$ , or  $\overline{ADS}$  and  $\overline{CS}$ ) and will negate a number of clock edges from the event that starts the access RAS. After WAIT is negated, it will stay negated until the next access. WAIT can also be programmed to toggle with ECAS inputs during a burst/page mode access.

Both signals can be dynamically delayed further through the WAITIN signal to the DP8520A/21A/22A.

The DP8520A/21A/22A have address latches, used to latch the bank, row and column address inputs. Once the address is latched, a column increment feature can be used to increment the column address. The address latches can also be programmed to be fall through.

The RAS and CAS drivers can be configured to drive a one, two or four bank memory array up to 32 bits in width. The two ECAS signals can then be used to select one pair of CAS drivers for byte writing with no external logic for systems with a word length of up to 16 bits.

When configuring the DP8520A/21A/22A for more than one bank, memory interleaving can be used. By tying the low order address bits to the bank select lines, B0 and B1, sequential back to back accesses will not be delayed since the DP8520A/21A/22A have separate precharge counters per bank. The DP8520A/21A/22A are capable of performing address pipelining. In address pipelining, the DP8520A/ 21A/22A guarantee the column address hold time and switch the internal multiplexor to place the row address on the address bus. At this time, another memory access to another bank can be initiated.

The DP8522A has all the features previously mentioned. Unlike the DP8520A/21A, the DP8522A has a second port to allow a second CPU to access the memory array. This port, Port B, has two control signals to allow a CPU to access the VRAM array. These signals are access request for Port B, AREQB, and Advanced Transfer ACKnowledge for Port B, ATACKB. Two other signals are used by both Port A and Port B for dual accessing purposes. The signals are lock, LOCK and grant Port B, GRANTB. All arbitration for the two ports and refresh is done on-chip by the DP8522A through the insertion of wait states. Since the DP8522A has only one input address bus, the address lines have to be multiplexed externally. The signal GRANTB can be used for this purpose since it is asserted when Port B has access to the VRAM array and negated when Port A has access to the VRAM array. Once a port has access to the array, the other port can be "locked out" by asserting the input LOCK. AREQB, when asserted, is used by Port B to request an access. ATACKB, when asserted, signifies that access RAS has been asserted for the requested Port B access. By using ATACKB, the user can generate an appropriate WAIT or DTACK like signal for the Port B CPU.

The following explains the terminology used in this data sheet. The terms negated and asserted are used. Asserted refers to a "true" signal. Thus, "ECAS0 asserted" means the ECAS0 input is at a logic 0. The term "COLINC asserted'' means the COLINC input is at a logic 1. The term negated refers to a ''false'' signal. Thus, ''ECAS0 negated'' means the ECAS0 input is at a logic 1. The term ''COLINC negated'' means the input COLINC is at a logic 0. The table shown below clarifies this terminology.













# 3.0 Port A Access Modes

The DP8520A/21A/22A have two general purpose access modes. With one of these modes, any microprocessor can be interfaced to VRAM. A Port A access to VRAM is initiated by two input signals:  $\overline{ADS}$  (ALE) and  $\overline{CS}$ . The access is always terminated by one signal: AREQ. These input signals should be synchronous to the input clock, CLK. One of these access modes is selected at programming through the B1 input signal. In both modes, once an access has been requested by CS and ADS (ALE), the DP8522A will guarantee the following:

The DP8520A/21A/22A will have the row address valid to the VRAMs' address bus, Q0–8, 9, 10 given that the row address setup time to the DP8520A/21A/22A was met;

The DP8520A/21A/22A will bring the appropriate RAS or RASs low;

The DP8520A/21A/22A will guarantee the minimum row address hold time, before switching the internal multiplexor to place the column address on the VRAM address bus, Q0–8, 9, 10;

The DP8520A/21A/22A will guarantee the minimum column address setup time before asserting the appropriate CAS or CASs;

The DP8520A/21A/22A will hold the column address valid the minimum specified column address hold time in address pipelining mode and will hold the column address valid the remainder of the access in non-pipelining mode.

The chip includes a  $\overline{\text{WIN}}$  pin to signify a write operation to the DP8520A/21A/22A. When asserted, WIN will cause CAS to delay to the next positive clock edge if address bit C9 is asserted during programming. When negated, WIN will cause the DT/OE output to follow the CAS outputs for a read access, if ECAS0 is negated during programming. WE, write enable, must be externally gated from the processor to the VRAM as there is no output pin from the  $\overline{WIN}$  input pin available on chip.

### 3.1 ACCESS MODE 0

Access Mode 0, shown in Figure 5a, is selected by negating the input B1 during programming. This access mode allows accesses to VRAM to always be initiated from the positive edge of the system input clock, CLK. To initiate a Mode 0 access, ALE is pulsed high and CS is asserted. Pulsing ALE high and asserting CS, sets an internal latch which requests an access. If the precharge time from the last access or VRAM refresh had been met and a refresh of VRAM, a Port B access, or a VRAM transfer cycle was not in progress, the RAS or group of RASs would be initiated from the first positive edge of CLK. If a VRAM refresh is in progress or precharge time is required, the controller will wait until these events have taken place and assert RAS on the next positive edge of CLK.

Sometime after the first positive edge of CLK after ALE and CS have been asserted, the input AREQ must be asserted. In single port applications, once AREQ has been asserted, CS can be negated. Once AREQ is negated, RAS and DTACK, if programmed, will be negated. If ECAS0 is asserted during programming, CAS will be negated with AREQ. If ECAS0 was negated during programming, a single CAS or group of CASs will continue to be asserted after RAS has been negated given that the appropriate ECASs inputs were asserted as shown in Figure 5b. This allows the VRAM to have data present on the data out bus while gaining RAS precharge time. ALE can stay asserted several periods of CLK. However, ALE must be negated before or during the period of CLK in which AREQ is negated.

When performing address pipelining, the ALE input cannot be asserted to start another access until AREQ has been asserted for at least one clock period of CLK for the present access.

### 3.2 ACCESS MODE 1

Access Mode 1, shown in Figure 6a, is selected by asserting the input B1 during programming. This mode allows accesses, which are not delayed by precharge, Port B access, VRAM transfer cycle or refresh, to start immediately from the access request input, ADS. To initiate a Mode 1 access,  $\overline{CS}$  is asserted followed by  $\overline{ADS}$  asserted. If the programmed precharge time from the last access or VRAM refresh had been met and a refresh of the VRAM, a Port B access to the VRAM, or a VRAM transfer cycle was not in progress, the RAS or group of RASs selected by programming and the bank select inputs would be asserted from ADS being asserted. If a VRAM refresh, a Port B access, or a VRAM transfer cycle is in progress or precharge time is required, the controller will wait until these events have taken place and assert RAS or the group of RASs from the next positive edge of CLK.

When  $\overline{ADS}$  is asserted or sometime after,  $\overline{AREQ}$  must be asserted. At this time, ADS can be negated and AREQ will continue the access. Once AREQ is negated, RAS and DTACK, if programmed, will be negated. If ECAS0 was asserted during programming, CAS will be negated with AREQ. If ECAS0 was negated during programming, a single CAS or group of CASs will continue to be asserted after RAS has been negated given that the appropriate ECAS inputs were asserted as shown in Figure 6b. This allows a VRAM to have data present on the data out bus while gaining RAS precharge time. ADS can continue to be asserted after **AREQ** has been asserted and negated, however a new access would not be started until ADS is negated and asserted again. ADS and AREQ can be tied together in applications not using address pipelining.

If address pipelining is programmed, it is possible for  $\overline{\text{ADS}}$  to be negated after AREQ is asserted. Once AREQ is asserted, ADS can be asserted again to initiate a new access.





# 4.0 Refresh Options

The DP8520A/21A/22A support a wide variety of refresh control mode options including automatic internally controlled refresh, externally controlled/burst refresh, refresh request/acknowledge and any combination of the above. With each of the control modes above, different types of refreshes can be performed. These different types include all RAS refresh, staggered refresh and error scrubbing during all RAS refresh.

There are three inputs, EXTNDRF, RFSH and DISRFSH, and one output, RFIP (RFRQ), associated with refresh. There are also ten programming bits; R0–1, R9, C0–6 and ECAS0 used to program the various types of refreshing.

The two inputs, RFSH and DISRFSH, are used in the externally controlled/burst refresh mode and the refresh request/acknowledge mode. The output RFRQ is used in the refresh request/acknowledge mode. The input EXTNDRF is used in all refresh modes and the output RFIP is used in all refresh modes except the refresh request/acknowledge mode. Asserting the input EXTNDRF, extends the refresh cycle single or multiple integral clock periods of CLK. The output RFIP is asserted one period of CLK before the first refresh RAS is asserted. If an access is currently in progress, RFIP will be asserted up to one period of CLK before the first refresh RAS, once AREQ or AREQB is negated for the access (see Figure 7a).

The DP8520A/21A/22A will increment the refresh address counter automatically, independent of the refresh mode used. The refresh address counter will be incremented once all the refresh RASs have been negated.

In every combination of refresh control mode and refresh type, the DP8520A/21A/22A is programmed to keep RAS asserted a number of CLK periods. The values of RAS low time during refresh are programmed with the programming bits R0 and R1.

### 4.1 REFRESH CONTROL MODES

There are three different modes of refresh control. Any of these modes can be used in combination or singularly to produce the desired refresh results. The three different modes of control are: automatic internal refresh, external/ burst refresh and refresh request/acknowledge.

### 4.1.1 Automatic Internal Refresh

The DP8520A/21A/22A have an internal refresh clock. The period of the refresh clock is generated from the programming bits C0–3. Every period of the refresh clock, an internal refresh request is generated. As long as a VRAM access is not currently in progress and precharge time has been met, the internal refresh request will generate an automatic internal refresh. If a VRAM access is in progress, the DP8520A/21A/22A on-chip arbitration logic will wait until the access is finished before performing the refresh. The refresh/access arbitration logic can insert a refresh cycle between two address pipelined accesses. However, the refresh arbitration logic can not interrupt an access cycle to perform a refresh. To enable automatic internally controlled refreshes, the input DISRFSH must be negated.

### 4.1.2 Externally Controlled/Burst Refresh

To use externally controlled/burst refresh, the user must disable the automatic internally controlled refreshes by asserting the input DISRFSH. The user is responsible for generating the refresh request by asserting the input RFSH.

Pulsing RFSH low, sets an internal latch, that is used to produce the internal refresh request. The refresh cycle will take place on the next positive edge of CLK as shown in Figure 7b. If an access to VRAM is in progress or precharge time for the last access has not been met, the refresh will be delayed. Since pulsing RFSH low sets a latch, the user does not have to keep RFSH low until the refresh starts. When the last refresh RAS negates, the internal refresh request latch is cleared.

By keeping RFSH asserted past the positive edge of CLK which ends the refresh cycle as shown in  $Figure 8$ , the user will perform another refresh cycle. Using this technique, the user can perform a burst refresh consisting of any number of refresh cycles. Each refresh cycle during a burst refresh will meet the refresh RAS low time and the RAS precharge time (programming bits R0–1).

If the user desires to burst refresh the entire VRAM (all row addresses) he could generate an end of count signal (burst refresh finished) by looking at one of the DP8520A/21A/ 22A high address outputs (Q7, Q8, Q9 or Q10) and the RFIP output. The Qn outputs function as a decode of how many row addresses have been refreshed ( $Q7 = 128$  refreshes,  $Q8 = 256$  refreshes,  $Q9 = 512$  refreshes,  $Q10 = 1024$ refreshes).

### 4.1.3 Refresh Request/Acknowledge

The DP8520A/21A/22A can be programmed to output internal refresh requests. When the user programs ECAS0 negated during programming, the RFIP output functions as RFRQ. RFRQ will be asserted from a positive edge of CLK as shown in Figure 9a. Once RFRQ is asserted, it will stay asserted until the RFSH is pulsed low with DISRFSH asserted. This will cause an externally requested/burst refresh to take place. If DISRFSH is negated, an automatic internal refresh will take place as shown in Figure 9b.

RFRQ will go high and then assert if additional periods of the internal refresh clock have expired and neither an externally controlled refresh nor an automatically controlled internal refresh have taken place as shown in Figure 9c. If a time critical event, or long access like page/static column mode access can not be interrupted, RFRQ pulsing high can be used to increment a counter. The counter can be used to perform a burst refresh of the number of refreshes missed (through the RFSH input).

### 4.2 REFRESH CYCLE TYPES

Three different types of refresh cycles are available for use. The three different types are mutually exclusive and can be used with any of the three modes of refresh control. The three different refresh cycle types are: all RAS refresh, staggered RAS refresh and error scrubbing during all RAS refresh. In all refresh cycle types, the  $\overline{RAS}$  precharge time is guaranteed: between the previous access RAS ending and the refresh RAS0 starting; between refresh RAS3 ending and access RAS beginning; between burst refresh RASs.

#### 4.2.1 Conventional RAS Refresh

A conventional refresh cycle causes RAS0-3 to all assert from the first positive edge of CLK after RFIP is asserted as shown in *Figure 10*.  $\overline{RAS}0-3$  will stay asserted until the number of positive edges of CLK programmed have passed. On the last positive edge, RAS0–3, and RFIP will be negated. This type of refresh cycle is programmed by negating address bit R9 during programming.







# 4.0 Refresh Options (Continued)

### 4.2.2 Staggered RAS Refresh

A staggered refresh staggers each RAS or group of RASs by a positive edge of CLK as shown in Figure 11. The number of RASs, which will be asserted on each positive edge of CLK, is determined by the RAS, CAS configuration mode programming bits C4–C6. If single RAS outputs are selected during programming, then each RAS will assert on successive positive edges of CLK. If two RAS outputs are selected during programming then RAS0 and RAS1 will assert on the first positive edge of CLK after RFIP is asserted. RAS2 and RAS3 will assert on the second positive edge of CLK after RFIP is asserted. If all RAS outputs were selected during programming, all RAS outputs would assert on the first positive edge of CLK after RFIP is asserted. Each RAS or group of RASs will meet the programmed RAS low time and then negate.

### 4.2.3 Error Scrubbing during Refresh

The DP8520A/21A/22A support error scrubbing during all RAS VRAM refreshes. Error scrubbing during refresh is selected through bits C4–C6 with bit R9 negated during programming. Error scrubbing can not be used with staggered refresh (see Section 9.0). Error scrubbing during refresh al-

lows a CAS or group of CASs to assert during the all RAS refresh as shown in Figure 12. This allows data to be read from the VRAM array and passed through an Error Detection And Correction Chip, EDAC. It is important to note that while an error scrubbing during refresh access is being peformed, it is the system designer's responsibility to properly control the  $\overline{\text{WE}}$  input of the VRAM.  $\overline{\text{WE}}$  should be high during the initial access of the VRAM, which could be accomplished by gating RFIP, if programmed, with the processor access circuitry that creates WE. If the EDAC determines that the data contains a single bit error and corrects that error, the refresh cycle can be extended with the input extend refresh, EXTNDRF, and a read-modify-write operation can be performed, and the corrected data can be written back to the VRAM by bringing WE low. The DP8522A has a 24-bit internal refresh address counter that contains the 11 row, 11 column and 2 bank addresses. The DP8520A/21A have a 22-bit internal refresh address counter that contains the 10 row, 10 column and 2 bank addresses. These counters are configured as bank, column, row with the row address as the least significant bits. The bank counter bits are then used with the programming selection to determine which  $\overline{CAS}$  or group of  $\overline{CAS}$ s will assert during a refresh.



# 4.0 Refresh Options (Continued)

### 4.3 EXTENDING REFRESH

The programmed number of periods of CLK that refresh RASs are asserted can be extended by one or multiple periods of CLK. Only the all RAS (with or without error scrubbing) type of refresh can be extended. To extend a refresh cycle, the input extend refresh, EXTNDRF, must be asserted before the positive edge of CLK that would have negated all the RAS outputs during the refresh cycle and after the positive edge of CLK which starts all RAS outputs during the refresh as shown in Figure 13. This will extend the refresh to the next positive edge of CLK and EXTNDRF will be sampled again. The refresh cycle will continue until EXTNDRF is

RFSH while DISRFSH is negated as shown in Figure 14a. This can be used prior to a burst refresh of the entire memory array. By asserting RFSH one period of CLK before DISRFSH is asserted and then keeping both inputs asserted, the DP8520A/21A/22A will clear the refresh address counter and then perform refresh cycles separated by the programmed value of precharge as shown in Figure 14b. An end-of-count signal can be generated from the Q VRAM address outputs of the DP8520A/21A/22A and used to negate RFSH.

TL/F/9338–22

### 4.5 CLEARING THE REFRESH REQUEST CLOCK

The refresh request clock can be cleared by negating DISRFSH and asserting RFSH for 500 ns, one period of the internal 2 MHz clock as shown in Figure <sup>15</sup>. By clearing the sampled low on a positive edge of CLK. refresh request clock, the user is guaranteed that an inter-4.4 CLEARING THE REFRESH ADDRESS COUNTER nal refresh request will not be generated for approximately 15  $\mu$ s, one refresh clock period, from the time RFSH is neg-The refresh address counter can be cleared by asserting ated. This action will also clear the refresh address counter. EDGE OF CLK<br>WHICH SHOULD<br>HAVE ENDED REFRESH  $CLK$ RFIP<br>(if programmed)  $RASO-3$ **EXTNDRF** TL/F/9338–19 FIGURE 13. Extending Refresh with the Extend Refresh (EXTNDRF) Input CLK. **RFSH DISRFSH** TL/F/9338–20 FIGURE 14a. Clearing the Refresh Address Counter CLK  $RFA$ **DISRESH**  $\overline{\mathsf{RFIP}}$ (if programmed)  $Q0 - 8, 9, 10$  $\Omega$  $\overline{RAS}$ TL/F/9338–21 FIGURE 14b. Clearing the Refresh Counter during Burst CLK 500 ns **RFSH DISRFSH** 

FIGURE 15. Clearing the Refresh Request Clock Counter

# 5.0 Port A Wait State Support

Wait states allow a CPU's access cycle to be increased by one or multiple CPU clock periods. The wait or ready input is named differently by CPU manufacturers. However, any CPU's wait or ready input is compatible with either the WAIT or DTACK output of the DP8520A/21A/22A. The user determines whether to program WAIT or DTACK (R7) and which value to select for WAIT or DTACK (R2, R3) depending upon the CPU used and where the CPU samples its wait input during an access cycle.

The decision to terminate the CPU access cycle is directly affected by the speed of the VRAMs used. The system designer must ensure that the data from the VRAMs will be present for the CPU to sample or that the data has been written to the VRAM before allowing the CPU access cycle to terminate.

The insertion of wait states also allows a CPU's access cycle to be extended until the VRAM access has taken place. The DP8520A/21A/22A insert wait states into CPU access cycles due to; guaranteeing precharge time, refresh currently in progress, user programmed wait states, the WAITIN signal being asserted and GRANTB not being valid (DP8522A only). If one of these events is taking place and the CPU starts an access, the DP8520A/21A/22A will insert wait states into the access cycle, thereby increasing the length of the CPU's access. Once the event has been completed, the DP8520A/21A/22A will allow the access to take place and stop inserting wait states.

There are six programming bits, R2–R7; an input, WAITIN; and an output that functions as WAIT or DTACK.

### 5.1 WAIT TYPE OUTPUT

With the R7 address bit negated during programming, the user selects the WAIT output. As long as WAIT is sampled

asserted by the CPU, wait states (extra clock periods) are inserted into the current access cycle as shown in Figure 16. Once WAIT is sampled negated, the access cycle is completed by the CPU. WAIT is asserted at the beginning of a chip selected access and is programmed to negate a number of positive edges and/or negative levels of CLK from the event that starts the access. WAIT can also be programmed to function in page/burst mode applications. Once WAIT is negated during an access, and the ECAS inputs are negated with AREQ asserted, WAIT can be programmed to toggle, following the ECAS inputs. Once AREQ is negated, ending the access, WAIT will stay negated until the next chip selected access. For more details about WAIT Type Output, see Application Note AN-773.

### **5.2 DTACK TYPE OUTPUT**

With the R7 address bit asserted during programming, the user selects the DTACK type output. As long as DTACK is sampled negated by the CPU, wait states are inserted into the current access cycle as shown in Figure 17. Once DTACK is sampled asserted, the access cycle is completed by the CPU. DTACK, which is normally negated, is programmed to assert a number of positive edges and/or negative levels from the event that starts  $\overline{\text{RAS}}$  for the access. DTACK can also be programmed to function during page/ burst mode accesses. Once DTACK is asserted and the ECAS inputs are negated with AREQ asserted, DTACK can be programmed to negate and assert from the ECAS inputs toggling to perform a page/burst mode operation. Once AREQ is negated, ending the access, DTACK will be negated and stays negated until the next chip selected access. For more details about DTACK Type Output, see Application Note AN-773.



### 5.0 Port A Wait State Support (Continued) 5.3 WAIT STATE SUPPORT FOR VIDEO RAM SHIFT REGISTER LOAD OPERATIONS FOR PORT A

If using the DP8520A/21A/22A in a system using video VRAMs, the CPU that controls loading the Video RAM shift register must be connected to Port A. The input AVSRLRQ asserts, signaling an advanced request for a Video RAM shift register load operation. Sometime later, the input VSRL asserts, signifying that the transfer cycle has started, and this action causes the DT/OE output to transfer low. VSRL asserting also asserts WAIT (keeps DTACK negated) and will then insert wait states into the transfer cycle. The transfer cycle is completed from either VSRL negating or four clocks from VSRL asserting. The first event of these two to take place causes WAIT to negate (DTACK to assert) immediately or one half system clock period later, depending on how the user had programmed WAIT to end (DTACK to start) during a non-burst type of access. The wait logic is intimately connected to the DP8520A/21A/22A graphics functions and the  $\overline{WAIT}$  output functions the same as the DT/OE output (see Figure 18).



# 5.0 Port A Wait State Support (Continued) 5.4 DYNAMICALLY INCREASING THE NUMBER OF

### WAIT STATES

The user can increase the number of positive edges of CLK before DTACK is asserted or WAIT is negated. With the input WAITIN asserted, the user can delay DTACK asserting or WAIT negating either one or two more positive edges of CLK. The number of edges is programmed through address bit R6. If the user is increasing the number of positive edges in a delay that contains a negative level, the positive edges will be met before the negative level. For example if the user programmed  $\overline{DTACK}$  of  $1/2T$ , asserting  $\overline{WATIN}$ , programmed as 2T, would increase the number of positive edges resulting in  $\overline{DTACK}$  of 21/<sub>2</sub>T as shown in *Figure 19.* Similarly, WAITIN can increase the number of positive edges in a page/burst access. WAITIN can be permanently asserted in systems requiring an increased number of wait states. WAITIN can also be asserted and negated, depending on the type of access. As an example, a user could invert the WRITE line from the CPU and connect the output to WAITIN. This could be used to perform write accesses with 1 wait state and read accesses with 2 wait states as shown in Figure <sup>20</sup>.

### 5.5 GUARANTEEING RAS LOW TIME AND RAS PRECHARGE TIME

The DP8520A/21A/22A will guarantee RAS precharge time between accesses; between refreshes; and between access and refreshes. The programming bits R0 and R1 are used to program combinations of RAS precharge time and RAS low time referenced by positive edges of CLK. RAS low time is programmed for refreshes only. During an access, the system designer guarantees the time RAS is asserted through the DP8520A/21A/22A wait logic. Since inserting wait states into an access increases the length of the CPU signals which are used to create ADS or ALE and AREQ, the time that RAS is asserted can be guaranteed.

Precharge time is also guaranteed by the DP8520A/21A/ 22A. Each RAS output has a separate positive edge of CLK counter. AREQ is negated setup to a positive edge of CLK to terminate the access. That positive edge is 1T. The next positive edge is 2T. RAS will not be asserted until the programmed number of positive edges of CLK have passed as shown in *Figure 21*. Once the programmed precharge time has been met,  $\overline{\text{RAS}}$  will be asserted from the positive edge of CLK. However, since there is a precharge counter per RAS, an access using another RAS will not be delayed. Precharge time before a refresh is always referenced from the access RAS negating before RAS0 for the refresh asserting. After a refresh, precharge time is referenced from RAS3 negating, for the refresh, to the access RAS asserting.





# 6.0 DP8520A/21A/22A Video RAM Support

The DP8520A/21A/22A provides full support for all access modes of video RAMs through the addition of three pins (AVSRLRQ, VSRL, and DT/OE) to the standard DP8420A/21A/22A. The access modes of video RAMs can be split up into two groups; video RAM transfer cycles (read with the serial port in active or in standby mode, write, and pseudo write transfer cycles), and non-transfer cycles. The DP8520A/21A/22A support of video RAMs allows the full capabilities of the National Semiconductor Advanced Graphics chip set (DP8500 Series) to be realized. See Figures 22, 23, and 58a.



FIGURE 22. The Video RAM (A Dual Ported Memory) Ideal solution for graphics frame buffer. Screen refresh can occur at the same time as random access to the frame buffer for screen update and manipulation.



### 6.0 DP8520A/21A/22A Video RAM Support (Continued)

### 6.1 SUPPORT FOR VRAM TRANSFER CYCLES (TO THE SERIAL PORT OF THE VRAM)

The DP8520A/21A/22A supports VRAM transfer cycles with the serial port in the active or standby mode. Active or standby refers to whether data is or is not currently being shifted in or out of the VRAM serial port (i.e., whether the shift clock (SCLK) is currently active). The DP8520A/ 21A/22A support for data transfer cycles with the serial port in the active mode includes the ability to support transfer cycles with the serial port in the standby mode. Hereafter, the term VRAM transfer cycle means VRAM transfer cycle with the serial port in the active mode.

In order to support VRAM transfer cycles, the DP8520A/ 21A/22A must be able to guarantee timing with respect to its input CLK (which must be synchronous to VRAM shift clock), RAS, CAS, and DT/OE. Figure 23 shows the timing<br>of a graphics memory system where the of a graphics memory system where DP8520A/21A/22A is being used with the National Semiconductor DP8500 Raster Graphics Processor (RGP). If the DP8520A/21A/22A is being used in a graphics frame buffer application, it has the ability to support a VRAM transfer cycle during active video time (ex. mid scan line). This is one of the very attractive features supported by the National Semiconductor Advanced Graphics chip set. Most of the commercial graphics controller chip sets available will only support VRAM transfer cycles during blanking periods (while the VRAM is in standby mode).

The DP8520A/21A/22A supports VRAM transfer cycles during active video time by being able to guarantee an exact instant during which the transfer of VRAM data to the VRAM shift register will occur. This exact instant can be guaranteed through the AVSRLRQ and VSRL inputs.

The input AVSRLRQ disables any further internally or externally requested refreshes or Port B access requests from being executed. The AVSRLRQ input does this by making the VRAM controller arbitration logic think that a Port A access is in progress from the point where the AVSRLRQ input asserts until the VRAM shift register load operation is

completed. Figure 23 shows the case of an externally requested refresh being disabled, because of a previous AVSRLRQ, until the VRAM shift register load has been completed.

The VSRL input causes the  $\overline{\text{DT}}$ / $\overline{\text{OE}}$  output to assert immediately, regardless of what else may be happening in the DP8520A/21A/22A. Therefore, it is the system designer's responsibility to guarantee that all pending accesses have been completed by the time the VSRL input asserts. The system designer can guarantee this by issuing AVSRLRQ far enough in advance to guarantee that all pending accesses have been completed by the time VSRL asserts.

The AVSRLRQ input does not override the LOCK input (see Section 12.0) for dual port systems, and as a result, the designer must also guarantee that Port A can be accessed by assuring that GRANTB and LOCK are both not asserted when **AVSRLRO** is asserted.

Generally, the VSRL is the status of the upcoming access cycle (of the graphics processor). Therefore, this input precedes the inputs ADS and AREQ that execute the VRAM shift register load transfer cycle. This sequence of events guarantees the correct relationship of DT/OE, RAS and CAS (DT preceding RAS and CAS when asserting and negating). The wait logic is also intimately connected to the graphics functions on the DP8520A/21A/22A. The DT/OE (and WAIT/DTACK) relationship to VSRL during a VRAM transfer cycle depends upon how the DP8520A/21A/22A was programmed with respect to the ECAS0 input. If ECAS0 was negated during programming, the  $\overline{DT}/\overline{OE}$  output will follow the VSRL input. If ECAS0 was asserted during programming, the  $\overline{DT}/\overline{OE}$  output will follow  $\overline{VSRL}$  asserting.  $\overline{\text{DT}}$ / $\overline{\text{OE}}$  will then negate either when  $\overline{\text{VSRL}}$  negates or from the fourth rising clock edge after VSRL asserted, whichever event takes place first. This allows DT to negate before RAS and CAS negate, thus guaranteeing the correct timing relationship during the transfer cycle (see Figure 23). The WE input of the VRAM determines whether the access is a read or write transfer cycle (see Figures 24 and 25 respectively).



# 6.0 DP8520A/21A/22A Video RAM Support (Continued)

During a transfer cycle (VSRL asserted during the access) WIN is disabled from affecting the DT/OE logic until the transfer cycle is completed as shown by CAS negating. During a transfer cycle, the SOE (Serial Output Enable) input to the VRAM is asserted and is used as an output control for a read transfer cycle and is used as a write enable control during a write transfer cycle. When SOE is negated, serial access is disabled, and a transfer cycle cannot take place. SOE asserted during a read enables the serial input/output bus SI/O (0–3) while the VRAM data bus (DQ0–3) is put into a high impedance state, thus allowing the transfer cycle

to take place from the serial port. In addition to both read and write transfer cycles, the DP8520A/21A/22A also supports pseudo write transfer cycles (see Figure <sup>26</sup> ). A pseudo write transfer cycle must be performed after a read transfer cycle if the subsequent operation is a write transfer cycle. The DP8520A/21A/22A VRAM controller is operated as if it is doing a write transfer cycle, but since the  $\overline{\text{SOE}}$  input to the VRAM is negated (disabling the serial port), a transfer doesn't take place. The purpose of this pseudo write transfer cycle is to switch the SI/O (0–3) lines of the VRAM's serial port from output mode to input mode.





# 7.0 Additional Access Support Features

To support the different modes of accessing, the DP8520A/ 21A/22A have multiple access features. These features allow the user to take advantage of CPU or VRAM functions. These additional features include: address latches and column increment for page/burst mode support; address pipelining to allow a new access to start to a different bank of VRAM after CAS has been asserted and the column address hold time has been met; and delay CAS, to allow the user with a multiplexed bus to ensure valid data is present before CAS is asserted.

### 7.1 ADDRESS LATCHES AND COLUMN INCREMENT

The address latches can be programmed, through programming bit B0, to either latch the address or remain permanently in fall-through mode. If the address latches are used to latch the address, the rising edge of ALE in Mode 0 places the latches in fall-through. Once ALE is negated, the address present on the row, column and bank inputs is latched. In Mode 1, the address latches are in fall-through mode until ADS is asserted. ADS asserted latches the address.

Once the address is latched, the column address can be incremented with the input COLINC. With COLINC asserted, the column address is incremented. If COLINC is asserted with all of the bits of the column address asserted, the column address will return to zero. COLINC can be used for sequential accesses of static column VRAMs. COLINC can also be used with the ECAS inputs to support sequential accesses to page mode VRAMs as shown in Figure 29. COLINC should only be asserted when a refresh is not in progress as indicated by RFIP, if programmed, being negated during an access since this input functions as an extend refresh when a refresh is in progress.

The address latches function differently with the DP8522A. The DP8522A will latch the address of the currently granted port. If Port A is currently granted, the address will be latched as described in Section 7.1. If Port A is not granted, and requests an access, the address will be latched on the first or second positive edge of CLK after GRANTB has been negated depending on the programming bits R0, R1. For Port B, if GRANTB is asserted, the address will be latched with AREQB asserted. If GRANTB is negated, the address will latch on the first or second positive edge of CLK after GRANTB is asserted depending on the programming bits R0, R1.

### 7.2 ADDRESS PIPELINING

Address pipelining is the overlapping of accesses to different banks of VRAM. If the majority of successive accesses are to a different bank, the accesses can be overlapped. Because of this overlapping, the cycle time of the VRAM accesses are greatly reduced. The DP8520A/21A/22A can be programmed to allow a new row address to be placed on the VRAM address bus after the column address hold time has been met. At this time, a new access can be initiated with  $\overline{ADS}$  or ALE, depending on the access mode, while AREQ is used to sustain the current access. The DP8522A supports address pipelining for Port A only. This mode can not be used with page, static column or nibble modes of operations because the VRAM column address is switched back to the row address after  $\overline{\text{CAS}}$  is asserted. This mode is programmed through address bit R8 (see Figures 30 and 31 ).

During address pipelining in Mode 0, shown in Figure 32, ALE cannot be pulsed high to start another access until AREQ has been asserted for the previous access for at least one period of CLK. DTACK, if programmed, will be negated once AREQ is negated. WAIT, if programmed to insert wait states, will be asserted once ALE and  $\overline{\text{CS}}$  are asserted.

In Mode 1, shown in Figure 33, ADS can be negated once AREQ is asserted. After meeting the minimum negated pulse width for ADS, ADS can again be asserted to start a new access. DTACK, if programmed, will be negated once AREQ is negated. WAIT, if programmed, will be asserted once ADS is asserted.

In either mode with either type of wait programmed, the DP8520A/21A/22A will still delay the access for precharge if sequential accesses are to the same bank or if a refresh takes place.





# 7.0 Additional Access Support Features

# 7.3 DELAY CAS DURING WRITE ACCESSES

Address bit C9 asserted during programming will cause CAS to be delayed until the first positive edge of CLK after RAS is asserted when the input WIN is asserted. Delaying CAS during write accesses ensures that the data to be written to VRAM will be setup to CAS asserting as shown in Figures 34 and 35. If the possibility exists that data still may not be present after the first positive edge of CLK, CAS can be delayed further with the ECAS inputs. If address bit C9 is negated during programming, read and write accesses will be treated the same (with regard to CAS).



# 8.0 RAS and CAS Configuration Modes

The DP8520A/21A/22A allow the user to configure the VRAM array to contain one, two or four banks of VRAM. Depending on the functions used, certain considerations must be used when determining how to set up the VRAM array. Programming address bits C4, C5 and C6 along with bank selects, B0-1, and CAS enables, ECAS0-1, determine which RAS or group of RASs and which CAS or group of CASs will be asserted during an access. Different memory schemes are described. The DP8520A/21A/22A is specified driving a heavy load of 72 VRAMs, representing four banks of VRAM with 16-bit words and 2 parity bits. The DP8520A/21A/22A can drive more than 72 VRAMs, but the AC timing must be increased. Since the RAS and CAS outputs are configurable, all RAS and CAS outputs should be used for the maximum amount of drive.

### 8.1 BYTE WRITING

By selecting a configuration in which all CAS outputs are selected during an access, each ECAS input enables a pair of CAS outputs to select a byte in a word size of up to 16 bits. In this case, the RAS outputs are used to select which of up to 4 banks is to be used as shown in Figures 36 and 37. The user can also configure the VRAM array into an 8 bank system as shown in Figure 38. This setup can be used along with byte writing for an 8-bit system if the LOW BYTE and HIGH BYTE are connected to ECAS0 and ECAS1 respectively. The user can connect upper address bits to ECAS0,1 for use in an 8 bank–16-bit system, but cannot use byte writing in this case.



FIGURE 36. VRAM Array Setup for 16-Bit System (C6, C5, C4 = 1, 1, 0 during Programming)



# 8.0 RAS and CAS Configuration Modes (Continued)

# 8.2 MEMORY INTERLEAVING

Memory interleaving allows the cycle time of VRAMs to be reduced by having sequential accesses to different memory banks. Since the DP8520A/21A/22A have separate precharge counters per bank, sequential accesses will not be delayed if the accessed banks use different RAS outputs. To ensure different RAS outputs will be used, a mode is selected where either one or two RAS outputs will be asserted during an access. The bank select or selects, B0 and B1, are then tied to the least significant address bits, causing a different group of RASs to assert during each sequential access as shown in Figure 39. In this figure there should be at least one clock period of all RAS's negated between different RAS's being asserted to avoid the condition of a CAS before RAS refresh cycle.

### 8.3 ADDRESS PIPELINING

Address pipelining allows several access RASs to be asserted at once. Because RASs can overlap, each bank requires either a mode where one RAS and one CAS are used per bank as shown in *Figure 40* or where two RASs and two CASs are used per bank as shown in Figure 41. In order to perform byte writing while using address pipelining, external gating on the CAS outputs must be used. If the array is not layed out this way, a CAS to a bank can be low before RAS, which will cause a refresh of the VRAM, not an access. To take full advantage of address pipelining, memory interleaving is used. To memory interleave, the least significant address bits should be tied to the bank select inputs to ensure that all ''back to back'' sequential accesses are not delayed, since different memory banks are accessed.





# 8.0 RAS and CAS Configuration Modes (Continued)

# 8.5 PAGE/BURST MODE

In a static column, page or burst mode system, the least significant bits must be tied to the column address in order to ensure that the page/burst accesses are to sequential memory addresses, as shown in *Figure 44*. In a nibble mode system, the two least significant address bits (A2, A3) must be tied to the highest row and column address inputs (depends on VRAM size) to ensure that the toggling bits of nibble mode VRAMs are to sequential memory addresses.

The ECAS inputs may then be toggled with the DP8520A/ 21A/22A's address latches in fall-through mode, while AREQ is asserted. The ECAS inputs can also be used to select individual bytes. When using nibble mode VRAMS, the third and fourth address bits can be tied to the bank select inputs to perform memory interleaving. In page or static column modes, the two address bits after the page size can be tied to the bank select inputs to select a new bank if the page size is exceeded.



\*See table below for row, column & bank address bit map. A0,A1 are used for byte addressing in this example.



\*Assuming 1 M-bit Vrams are being used.

Assume that the least significant address bits are used for byte addressing. Given a 32-bit system A0,A1 would be used for byte addressing.

 $X =$  DON'T CARE, the user can do as he pleases.

FIGURE 44. Page, Static Column, Nibble Mode System

# 9.0 Programming and Resetting

The DP8520A/21A/22A must be programmed by one of two possible programming sequences before it can be used. After power up, the DP8520A/21A/22A must be externally reset (see External Reset) before programming. After programming, the DP8520A/21A/22A enters a 60 ms initialization period. During this initialization period, the DP8520A/ 21A/22A performs refreshes about every 15  $\mu$ s; this makes further VRAM warmup cycles unnecessary. The chip can be programmed as many times as the user wishes. After the first programming, the 60 ms initialization period will not be entered into unless the chip is reset. Refreshes occur during the 60 ms initialization period. If ECAS0 was asserted during programming, the RFIP (RFRQ) pin will act as RFIP and will be asserted throughout the initialization period, otherwise the pin will act like  $\overline{\text{RFRO}}$  and toggle every 13  $\mu$ s–15  $\mu$ s in conjunction with internal refresh requests. If the user attempts an access during the initialization period, wait states will be inserted into the access cycle until the initialization period is complete and RAS precharge time has been met. The actual initialization time period is given by the following formula:

### $T = 4096$ \*(Clock Divisor Select)

\*(Refresh Clock Fine Tune) /(DELCK Frequency)

### 9.1 MODE LOAD ONLY PROGRAMMING

MODE LOAD, ML, asserted enables an internal 23-bit programmable register. To use this method, the user asserts  $\overline{\text{ML}}$ , enabling the internal programming register. After  $\overline{\text{ML}}$  is asserted, a valid programming selection is placed on the address bus (and ECAS0), then ML is negated. When ML is negated, the value on the address bus (and ECAS0) is latched into the internal programming register and the DP8520A/21A/22A is programmed, as shown in Figure 45. After  $\overline{\text{ML}}$  is negated, the DP8520A/21A/22A will enter the 60 ms initialization period only if this is the first programming after power up or reset.

Using this method, a set of transceivers on the address bus can be put at TRI-STATE® by the system reset signal. A combination of pull-up and pull-down resistors can be used on the address inputs of the DP8520A/21A/22A to select the programming values, as shown in Flgure 46.

### 9.2 CHIP SELECTED ACCESS PROGRAMMING

The chip can also be programmed by asserting ML and performing a chip selected access. ADS (or ALE) is disabled internally until after programming. To program the chip using this method, ML is asserted. After ML is asserted, CS is asserted and a valid programming selection is placed on the address bus. When  $\overline{\text{AREG}}$  is asserted, the chip is programmed with the programming selection on the address bus. After  $\overline{\text{AREQ}}$  is negated,  $\overline{\text{ML}}$  can be negated as shown in Figure <sup>47</sup>.













**Note 2:** In order for a CAS output to go low during an access, it must be both selected and enabled. ECAS0-1 are used to enable the CAS outputs (ECAS0 enables<br>CAS0,1; ECAS1 enables CAS2,3). Selection is determined by the

# 10.0 Test Mode

Staggered refresh in combination with the error scrubbing mode places the DP8520A/21A/22A in test mode. In this mode, the 24-bit refresh counter is divided into a 13-bit and 11-bit counter. During refreshes both counters are incremented to reduce test time.

# 11.0 VRAM Critical Timing **Parameters**

The two critical timing parameters, shown in *Figure 53*, that must be met when controlling the access timing to a VRAM are the row address hold time, tRAH, and the column address setup time, tASC. Since the DP8520A/21A/22A contain a precise internal delay line, the values of these parameters can be selected at programming time. These values will also increase and decrease if DELCLK varies from 2 MHz.

### 11.1 PROGRAMMABLE VALUES OF tRAH AND tASC

The DP8520A/21A/22A allow the values of tRAH and tASC to be selected at programming time. For each parameter, two choices can be selected. tRAH, the row address hold time, is measured from RAS asserted to the row address starting to change to the column address. The two choices for tRAH are 15 ns and 25 ns, programmable through address bit C8.

tASC, the column address setup time, is measured from the column address valid to CAS asserted. The two choices for tASC are 0 ns and 10 ns, programmable through address bit C7.

### 11.2 CALCULATION OF tRAH AND tASC

There are two clock inputs to the DP8520A/21A/22A. These two clocks, DELCLK and CLK can either be tied together to the same clock or be tied to different clocks running asynchronously at different frequencies.

The clock input, DELCLK, controls the internal delay line and refresh request clock. DELCLK should be a multiple of 2 MHz. If DELCLK is not a multiple of 2 MHz, tRAH and tASC will change. The new values of tRAH and tASC can be calculated by the following formulas:

If tRAH was programmed to equal 15 ns then tRAH  $=$ 30\*(((DELCLK Divisor)\* 2 MHz/(DELCLK Frequency))-1)  $+$  15 ns.

If tRAH was programmed to equal 25 ns then tRAH  $=$  $30^*$ (((DELCLK Divisor)\* 2 MHz/(DELCLK Frequency))-1)  $+25$  ns.

If tASC was programmed to equal 0 ns then tASC =  $15^*$ ((DELCLK Divisor)\* 2 MHz/(DELCLK Frequency))  $-$  15 ns.

If tASC was programmed to equal 10 ns then tASC =  $25^*$ ((DELCLK Divisor)\* 2 MHz/(DELCLK Frequency))  $-15$  ns. Since the values of tRAH and tASC are increased or decreased, the time to CAS asserted will also increase or decrease. These parameters can be adjusted by the following formula:

Delay to  $\overline{CAS}$  = Actual Spec. + Actual tRAH  $-$ Programmed  $tRAH + Actual tASC - Programmed tASC.$ 

**RAS**  $\overline{CAS}$ t<sub>RAH</sub> t<sub>ASC</sub> ROW COLUMN QOUT TL/F/9338–A4

FIGURE 53. tRAH and tASC

# 12.0 Dual Accessing Functions (DP8522A)

The DP8522A has all the functions previously described. In addition to those features, the DP8522A also has the capabilities to arbitrate among refresh, Port A and a second port, Port B. This allows two CPUs to access a common VRAM array. VRAM refresh has the highest priority followed by the currently granted port. The ungranted port has the lowest priority. The last granted port will continue to stay granted even after the access has terminated, until an access request is received from the ungranted port (see Figure 54a). The dual access configuration assumes that both Port A and Port B are synchronous to the system clock. If they are not synchronous to the system clock they should be externally synchronized (Ex. By running the access requests through several Flip-Flops, see Figure 58a).

### 12.1 PORT B ACCESS MODES (DP8522A)

When AREQB is asserted, an access request is generated. If GRANTB is asserted and a refresh is not taking place or precharge time is not required, RAS will be asserted when AREQB is asserted. Once AREQB is asserted, it must stay asserted until the access is over. AREQB negated, negates  $\overline{\text{RAS}}$  as shown in Figure 54b. Note that if  $\overline{\text{ECAS}}$ 0 = 1 during programming the CAS outputs may be held asserted (beyond RASn negating) by continuing to assert the appropriate ECAS input (the same as Port A accesses). If Port B is not granted, the access will begin on the first or second positive edge of CLK after GRANTB is asserted (See R0, R1 programming bit definitions) as shown in *Figure 54c*, assuming that Port A is not accessing the VRAM (CS, ADS/ ALE and AREQ) and RAS precharge for the particular bank has completed. It is important to note that for GRANTB to transition to Port B, Port A must not be requesting an access at a rising clock edge (or locked) and Port B must be requesting an access at that rising clock edge. Port A can request an access through  $\overline{CS}$  and  $\overline{ADS}/ALE$  or  $\overline{CS}$  and AREQ. Therefore during an interleaved access where CS and ADS/ALE become asserted before AREQ from the previous access is negated, Port A will retain GRANTB  $= 0$ whether AREQB is asserted or not.

Since there is no chip select for Port B, AREQB must incorporate this signal. This mode of accessing is similar to Mode 1 accessing for Port A.



# 12.0 Dual Accessing Functions (DP8522A) (Continued)

# 12.2 PORT B WAIT STATE SUPPORT (DP8522A)

Advanced transfer acknowledge for Port B, ATACKB, is used for wait state support for Port B. This output will be asserted when RAS for the Port B access is asserted, as shown in Figures 55 and 56. Once asserted, this output will stay asserted until AREQB is negated. With external logic, ATACKB can be made to interface to any CPU's wait input as shown in Figure <sup>57</sup>.



**ATACKB** ATACKB<br>TO CPU B CLR  $r$ CPU B CLOCK

TL/F/9338–B0

TL/F/9338–B1

TL/F/9338–B2

C) Synchronize ATACKB to CPU B Clock. This is useful if CPU B runs asyn-

### FIGURE 57. Modifying Wait Logic for Port B

# 12.3 COMMON PORT A AND PORT B DUAL PORT

An input, LOCK, and an output, GRANTB, add additional functionality to the dual port arbitration logic. LOCK allows Port A or Port B to lock out the other port from the VRAM. When a Port is locked out of the VRAM, wait states will be inserted into its access cycle until it is allowed to access memory. GRANTB is used to multiplex the input control signals and addresses to the DP8522A.

The output GRANTB determines which port has current access to the VRAM array. GRANTB asserted signifies Port B has access. GRANTB negated signifies Port A has access

# 12.0 Dual Accessing Functions (DP8522A) (Continued)

Since the DP8522A has only one set of address inputs, the signal is used, with the addition of buffers, to allow the currently granted port's addresses to reach the DP8522A. The signals which need to be bufferred are R0–10, C0–10, B0–1, ECAS0–1, and LOCK. All other inputs are not common and do not have to be buffered as shown in Figure 58a. If a Port, which is not currently granted, tries to access

the VRAM array, the GRANTB output will transition from a rising clock edge from AREQ or AREQB negating and will preceed the RAS for the access by one or two clock periods. GRANTB will then stay in this state until the other port requests an access and the currently granted port is not accessing the VRAM as shown in Figure 58b.





### 13.0 Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Temperature under Bias  $\dots\dots\dots\dots\dots\dots$ <sup>o</sup>C to +70°C Storage Temperature  $\dots\dots\dots\dots\dots -65$ °C to  $+150$ °C

All Input or Output Voltage with Respect to GNDÀÀÀÀÀÀÀÀÀÀÀÀÀÀÀÀÀÀÀb0.5V to a7V Power Dissipation @ 20 MHz $\dots\dots\dots\dots\dots\dots\dots$ 0.5W

# **14.0 DC Electrical Characteristics**  $T_A = 0^\circ C$  to  $+70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , GND = 0V



\*Note: C<sub>IN</sub> is not 100% tested.

# 15.0 AC Timing Parameters: DP8520A/DP8521A/DP8522A

The AC timing parameters are grouped into sectional numbers as shown below. These numbers also refer to the timing diagrams.

- 1–38 Common parameters to all modes of operation
- 50–56 Difference parameters used to calculate;
	- RAS low time,
	- RAS precharge time,
	- CAS high time and
	- CAS low time
- 100–121 Common dual access parameters used for Port B accesses and inputs and outputs used only in dual accessing
- 200–212 Refresh parameters
- 300–315 Mode 0 access parameters used in both single and dual access applications
- 400–416 Mode 1 access parameters used in both single and dual access applications
- 450–455 Special Mode 1 access parameters which supersede the 400–416 parameters when dual accessing
- 500–506 Programming parameters

600–605 Graphics parameters for VRAM transfer cycles Unless otherwise stated  $V_{CC}$  = 5.0V  $\pm$ 10%, 0 < T<sub>A</sub> < 70°C, the output load capacitance is typical for 4 banks of 18 VRAMs per bank, including trace capacitance (see Note 2).

- Two different loads are specified:
- $C_L = 50$  pF loads on all outputs except
- $C_L = 150$  pF loads on Q0-8, 9, and 10; or
- 
- $C_H = 50$  pF loads on all outputs except  $C_H = 125$  pF loads on  $\overline{RAS0} - 3$  and  $\overline{CAS0} - 3$  and
- $C_{\rm H} = 380$  pF loads on Q0–8, 9, and 10.



Unless otherwise stated V<sub>CC</sub> = 5.0V ±10%, 0°C < T<sub>A</sub> < 70°C, the output load capacitance is typical for 4 banks of 18 VRAMs<br>per bank, including trace capacitance (see Note 2).

Two different loads are specified:<br>C<sub>L</sub> = 50 pF loads on all outputs except  $C_L = 150$  pF loads on Q0-8, 9 and 10; or  $C_H = 50$  pF loads on all outputs except  $\rm C_H$  = 125 pF loads on  $\overline{\rm RAS}$ 0–3 and  $\overline{\rm CAS}$ 0–3 and  $C_{H} = 380$  pF loads on Q0–8, 9 and 10.



Unless otherwise stated V<sub>CC</sub> = 5.0V ±10%, 0°C < T<sub>A</sub> < 70°C, the output load capacitance is typical for 4 banks of 18 VRAMs<br>per bank, including trace capacitance (see Note 2).

Two different loads are specified:<br>C<sub>L</sub> = 50 pF loads on all outputs except

 $\overline{\mathsf{I}}$ 

 $C_{L}$  = 150 pF loads on Q0-8, 9 and 10; or

 $C_H = 50$  pF loads on all outputs except

 $C_H$  = 125 pF loads on  $\overline{\text{RAS}}$ 0-3 and  $\overline{\text{CAS}}$ 0-3 and

 $C_{H} = 380$  pF loads on Q0-8, 9 and 10.



Unless otherwise stated V<sub>CC</sub> = 5.0V ±10%, 0°C < T<sub>A</sub> < 70°C, the output load capacitance is typical for 4 banks of 18 VRAMs<br>per bank, including trace capacitance (see Note 2).

Two different loads are specified:<br>C<sub>L</sub> = 50 pF loads on all outputs except

 $C_L = 150$  pF loads on Q0-8, 9 and 10; or

 $C_H = 50$  pF loads on all outputs except  $\rm C_H$  = 125 pF loads on  $\overline{\rm RAS}$ 0–3 and  $\overline{\rm CAS}$ 0–3 and  $C_{H} = 380$  pF loads on Q0–8, 9 and 10.



Unless otherwise stated V<sub>CC</sub> = 5.0V ±10%, 0°C < T<sub>A</sub> < 70°C, the output load capacitance is typical for 4 banks of 18 VRAMs<br>per bank, including trace capacitance (see Note 2).

Two different loads are specified:

 $C_H = 50$  pF loads on all outputs except

 $C_L = 50$  pF loads on all outputs except  $C_{L}$  = 150 pF loads on Q0-8, 9 and 10; or  $C_H$  = 125 pF loads on  $\overline{\text{RAS}}$ 0-3 and  $\overline{\text{CAS}}$ 0-3 and  $C_{H} = 380$  pF loads on Q0-8, 9 and 10.

![](_page_52_Picture_252.jpeg)

Unless otherwise stated V<sub>CC</sub> = 5.0V ±10%, 0°C < T<sub>A</sub> < 70°C, the output load capacitance is typical for 4 banks of 18 VRAMs<br>per bank, including trace capacitance (see Note 2).

Two different loads are specified:

 $C_H = 50$  pF loads on all outputs except

 $C_L = 50$  pF loads on all outputs except  $C_L = 150$  pF loads on Q0-8, 9 and 10; or

 $\rm C_H$  = 125 pF loads on  $\overline{\rm RAS}$ 0–3 and  $\overline{\rm CAS}$ 0–3 and  $C_{\rm H}$  = 380 pF loads on Q0–8, 9 and 10.

![](_page_53_Picture_325.jpeg)

Unless otherwise stated V<sub>CC</sub> = 5.0V ±10%, 0°C < T<sub>A</sub> < 70°C, the output load capacitance is typical for 4 banks of 18 VRAMs<br>per bank, including trace capacitance (see Note 2).

Two different loads are specified:

┱

 $C_L = 50$  pF loads on all outputs except  $C_{L}$  = 150 pF loads on Q0-8, 9 and 10; or

Т

 $C_H = 50$  pF loads on all outputs except

 $C_H$  = 125 pF loads on  $\overline{\text{RAS}}$ 0-3 and  $\overline{\text{CAS}}$ 0-3 and

 $C_{H} = 380$  pF loads on Q0-8, 9 and 10.

Τ

![](_page_54_Picture_379.jpeg)

Unless otherwise stated V<sub>CC</sub> = 5.0V ±10%, 0°C < T<sub>A</sub> < 70°C, the output load capacitance is typical for 4 banks of 18 VRAMs<br>per bank, including trace capacitance (see Note 2).

Two different loads are specified:

 $C_H = 50$  pF loads on all outputs except

 $C_L = 50$  pF loads on all outputs except  $C_L = 150$  pF loads on Q0-8, 9 and 10; or

 $\rm C_H$  = 125 pF loads on  $\overline{\rm RAS}$ 0–3 and  $\overline{\rm CAS}$ 0–3 and  $C_{\rm H}$  = 380 pF loads on Q0–8, 9 and 10.

![](_page_55_Picture_242.jpeg)

Unless otherwise stated V<sub>CC</sub> = 5.0V ±10%, 0°C < T<sub>A</sub> < 70°C, the output load capacitance is typical for 4 banks of 18 VRAMs<br>per bank, including trace capacitance (see Note 2).

Two different loads are specified:

 $C_H = 50$  pF loads on all outputs except

 $C_L = 50$  pF loads on all outputs except  $C_{L}$  = 150 pF loads on Q0-8, 9 and 10; or

 $C_H$  = 125 pF loads on  $\overline{\text{RAS}}$ 0-3 and  $\overline{\text{CAS}}$ 0-3 and  $C_{\rm H}$  = 380 pF loads on Q0–8, 9 and 10.

![](_page_56_Picture_259.jpeg)

**Note 1:** "Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device<br>should be operated at these limits. The table of "Electrical Chara

Note 2: Input pulse 0V to 3V; tR = tF = 2.5 ns. Input reference point on AC measurements is 1.5V. Output reference points are 2.4V for High and 0.8V for Low. Note 3: AC Production testing is done at 50 pF.

![](_page_57_Figure_0.jpeg)

![](_page_58_Figure_0.jpeg)

![](_page_59_Figure_0.jpeg)

![](_page_60_Figure_0.jpeg)

![](_page_61_Figure_0.jpeg)

![](_page_62_Figure_0.jpeg)

![](_page_63_Figure_0.jpeg)

# 16.0 Functional Differences between the DP8520A/21A/22A and the DP8520/21/22

### 1. Extending the Column Address Strobe (CAS)

CAS can be extended indefinitely after AREQ transitions high in non-interleaved mode only, providing that the user program the DP8520A/21A/22A with the ECAS0 (negated) during programming. To extend CAS, the user continues to assert any or multiple ECASs after negating AREQ. Extending CAS with RAS negated can be used to gain RAS precharge time. By negating AREQ, RAS will be negated. The user can then continue to assert a one or both of the ECASs, which will keep CAS asserted. By keeping CAS asserted with RAS negated, the VRAM will keep the data valid until  $\overline{CAS}$  is negated. Even though CAS will be extended, DTACK output will always end from AREQ negated.

### 2. Extending DT/OE Functionality

The  $\overline{\text{DT}}/\overline{\text{OE}}$  output will follow the  $\overline{\text{CAS}}$  output during a VRAM read access, and will remain negated during a VRAM write access. For the DP8520/21/22, the DT/OE output remained negated for all VRAM access cycles. This will allow the VRAM to drive the data bus. There are 2 options for the function of the  $\overline{\text{DT}}/\overline{\text{OE}}$  output during a video shift register load operation. With ECAS0 negated during programming, the  $\overline{DT}/\overline{OE}$  output will follow the VSRL input during video shift register load operations. With the ECAS0 asserted during programming, VSRL will assert DT/OE. VSRL negated before four rising clock edges will cause DT/OE to be negated. VSRL asserted more than four rising clock edges will cause  $\overline{DT}/\overline{OE}$  to be negated from the fourth rising clock edge.

### 3. Dual Accessing

RAS will be asserted either one or two clock periods after GRANTB has been asserted. The amount of RAS low and high time, programmed by bits R0 and R1, determines the number of clock periods after GRANTB changes before RAS will start. This is shown in the table below.

![](_page_64_Picture_499.jpeg)

### 4. Refresh Clock Counter

The refresh clock counter will count and assert RFRQ externally when it is time to do a refresh. This will occur even when internal refreshes are disabled. This allows the user to run the chip in a request/acknowledge mode for refreshing. ECAS0 is used to program the RFIP output to act as either refresh request (RFRQ) or RFIP. ECAS0 asserted during programming causes the RFIP output to function as RFIP. ECAS0 negated during programming causes the RFIP output to function as RFRQ.

### 5. Clearing the Refresh Clock

The refresh clock counter is cleared by negating DISRFSH and asserting RFSH for at least 500 ns.

# 17.0 DP8520A/21A/22A User Hints

1. All inputs to the DP8520A/21A/22A should be tied high, low or the output of some other device.

Note: One signal is active high. COLINC (EXTNDRF) should be tied low to disable.

- 2. Each ground on the DP8520A/21A/22A must be decoupled to the closest on-chip supply (V<sub>CC</sub>) with 0.1  $\mu$ F ceramic capacitor. This is necessary because these grounds are kept separate inside the DP8520A/21A/ 22A. The decoupling capacitors should be placed as close as possible with short leads to the ground and supply pins of the DP8520A/21A/22A.
- 3. The output called "CAP" should have a 0.1  $\mu$ F capacitor to ground.
- 4. The DP8520A/21A/22A has  $20\Omega$  series damping resistors built into the output drivers of RAS, CAS, address and  $\overline{DT}/\overline{OE}$ . Space should be provided for external damping resistors on the printed circuit board (or wirewrap board) because they may be needed. The value of these damping resistors (if needed) will vary depending upon the output, the capacitance of the load, and the characteristics of the trace as well as the routing of the trace. The value of the damping resistor also may vary between the wire-wrap board and the printed circuit board. To determine the value of the series damping resistor it is recommended to use an oscilloscope and look at the furthest VRAM from the DP8520A/21A/22A. The undershoot of RAS, CAS, DT/OE and the addresses should be kept to less than 0.5V below ground by varying the value of the damping resistor. The damping resistors should be placed as close as possible with short leads to the driver outputs of the DP8520A/21A/22A.
- 5. The circuit board must have a good  $V_{CC}$  and ground plane connection. If the board is wire-wrapped, the  $V_{CC}$ and ground pins of the DP8520A/21A/22A, the VRAM associated logic and buffer circuitry must be soldered to the  $V_{CC}$  and ground planes.
- 6. The traces from the DP8520A/21A/22A to the VRAM should be as short as possible.
- 7. ECAS0 should be held low during programming if the user wishes that the DP8520A/21A/22A be compatible with a DP8520/21/22 design.

# 18.0 Description of a DP8522A/ DP8500 System Interface

Several simple block and timing diagrams are inserted to help the user design a system interface between the DP8520A/21A/22A VRAM controller and the Raster Graphics Processor DP8500 (as shown in Figure 70). For accessing the VRAM, the DP8520A/21A/22A uses the RGP's PHI 2 clock as an input clock and it runs in Mode 1 (asynchronous mode). This allows the user to guarantee row, column and bank address set up times to a rising clock edge (as shown in timing calculations provided). This system design uses a PAL® to interface the access request logic and the wait logic between the DP8522A and the RGP. External logic is also needed for plane control.

# 18.0 Description of a DP8522A/DP8500 System Interface (Continued)

![](_page_65_Figure_1.jpeg)

FIGURE 70. DP8422A/DP8500 (RGP) Interface Block Diagram

The main idea of the block diagram in Figure 73 is to cause the video DRAM shift register load operation to happen correctly. Once the DP8500 (RGP) issues the Display Refresh REQuest signal (DRREQ) the system knows that the video shift register load operation should occur at a certain defined time later. In the block diagram this time is controlled by the counter device. This counter determines when VSRL transitions high, thereby causing the video shift register load

In the upper part of the block diagram is the ''REFRESH'' output that is used as the ''VSRL'' input of the DP8522A and is also used to create ''REFRESH NOT DONE''. To creat the ''REFRESH'' output a NAND latch is used. This latch is set when a screen refresh is in progress, shown by the RGP outputs ALE, B0, and B1 all being high. If the status of the RGP is anything other than screen refresh the latch is reset. The latch is also reset during a screen refresh when the load shift register counter times out. This counter determines when the ''VSRL'' input of the DP8522A transitions high, causing the video DRAMs to load a row of data into their shift registers.

operation.

The ''REFRESH'' signal along with the load shift register counter output ''NOT DONE'' are used to create the ''REFRESH NOT DONE'' signal. This output is used for two purposes. One of which is to hold the ''WAIT'' output low, thereby inserting WAIT states into the RGP video shift register load access. The other purpose is to hold "DT/OE" low until "VSRL" transitions high.

Important setup timing parameters which must be met for a DP8500(RGP)–DP8522A system (assuming RGP is running at 20 MHz ( $T_{CP}$  = 50 ns)).

TL/F/9338–C4

### 1. Address Setup to ADS Asserted

 $= 1$  T<sub>CP</sub>  $-$  #t<sub>ALV</sub> + Derating the DP8500 Spec for Light Load – t<sub>PF373</sub> + Min PAL Delay to Produce  $\overline{ADS}$  & AREQ

 $= 50$  ns  $- 38$  ns  $+ 5$  ns  $- 8$  ns  $+ 2$  ns

$$
= 11 \text{ ns}
$$

(Using Light Load Timing Specs, the DP8520A/21A/22A Needs)

9 ns Setup for Row Address to ADS Asserted

11 ns Setup for Bank Address to ADS Asserted

### 2. ADS Setup to Clock Rising Edge

$$
= 1 T_{CP} - #t_{ALEV} - Max PAL Delay
$$

$$
= 50 \text{ ns} - 26 \text{ ns} - 10 \text{ ns}
$$

 $= 14$  ns

(DP8520A/21A/22A Needs 7 ns)

### 3. WAIT Negated Setup to Clock

- $= 1$  T<sub>CP</sub>  $-$  \$18  $-$  Max PAL Delay
- $= 50$  ns  $28$  ns  $10$  ns
- $= 12$  ns
- (The DP8500 Needs 5 ns Setup Time)

Note 1: "\$" symbol refers to a DP8520A/21A/22A timing parameter.

Note 2: "#" symbol refers to a DP8500 timing parameter. Note 3: ALE asserted by the RGP (DP8500) should use the system PAL to

assert WAIT in order to guarantee proper setup time. DTACK low should then be used to negate the WAIT signal through PAL equations.

![](_page_66_Figure_0.jpeg)

![](_page_67_Figure_0.jpeg)

![](_page_68_Figure_0.jpeg)

69

![](_page_69_Figure_0.jpeg)

![](_page_69_Figure_1.jpeg)

nal does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.