

Thunderbolt™ Supply Selection IC


Check for Samples: TPS22986

FEATURES

- 2.8 V to 19.8 V Input
- Auto Selects 3.3 V supply
- >10mA Low Power Switch
- · >500mA High Power Switch
- · Reverse Current Blocking from OUT to VDD
- Wake on UART Input Activity
- UART RX and TX Buffers

APPLICATIONS

- Thunderbolt™ Cables
- Notebook Computers
- Desktop Computers
- Power Management Systems



Typical Application

DESCRIPTION

The TPS22986 is a supply selection device for active Thunderbolt™ cables. The device selects a 3.3V input from two available supplies and connects the chosen input to two outputs, OUTA and OUTB. When a 3.3V supply is not present, the outputs become high impedance.

The TPS22986 has two modes of operation, Normal and Control. In Normal Mode, OUTA is always on when a valid supply is present. OUTB is connected to a valid supply when the ENB input is high.

In Control Mode, OUTA behaves the same as Normal Mode and OUTB is controlled by a combination of monitored inputs and valid supplies on VDD1 and VDD2. When a valid VDD is available, the device waits for a rising input on ENB and then disconnects OUTB until the next falling RXH transition. Once the next falling RXH transition occurs, the device reconnects OUTB.

In either mode, when a valid VDD is not available, the TPS22986 opens all switches and the outputs OUTA and OUTB become high impedance. When the connected VDD exceeds 3.6V, it is disconnected from the outputs.

The TPS22986 is available in a 1.6mm x 1.6mm WCSP package.


M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Die Size: 1.6mm x 1.6mm Bump Size: 0.25mm Bump Pitch: 0.4mm

TPS22986 Pin Mapping (Top View)

	4	3	2	1
D	VDD1	VDD1	VDD2	VDD2
С	OUTA	OUTB	OUTB	GND
В	RXH	TXH	RESETZ	CPO
Α	RXC	TXC	ENB	CFG/OE

Dissipation Ratings

PACKAGE	THERMAL RESISTANCE θ_{JA}	THERMAL RESISTANCE ⁽¹⁾ θ _{JB}	POWER RATING T _A = 25°C	DERATING FACTOR ABOVE ⁽²⁾ T _A = 25°C
YFP	95°C/W	63°C/W	1050 mW	10.5 mW/°C

⁽¹⁾ Simulated with high-K board

 ⁽¹⁾ Simulated with high-it board
(2) Maximum power dissipation is a function of T_{J(max)}, θ_{JA} and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_{J(max)} - T_A) / θ_{JA}.



Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		VALUE	UNIT
	Voltage range on VDD1, VDD2 ⁽³⁾	-0.3 to 20	V
	Voltage range on OUTA, OUTB ⁽³⁾	-0.3 to 4.0	V
Vi	Voltage range on RXC, TXH, RESETZ, CFG/OE, ENB ⁽³⁾ (VDD is the active valid 3.3V input at VDD1 or VDD2)	-0.3 to VDD+0.3	V
	Voltage range on CPO ⁽³⁾	-0.3 to 13	V
	Voltage range on RXH, TXC ⁽³⁾	-0.3 to 4.0	V
T _A	Operating ambient temperature range	-40 to 85	°C
T _{J (MAX)}	Maximum operating junction temperature	125	°C
T _{stg}	Storage temperature range	-65 to 150	°C
	Charge Device Model (JESD 22 C101)	500	V
	Human Body Model (JESD 22 A114)	2	kV
	Contact discharge on VDD1, VDD2 (IEC 61000-4-2) ⁽⁵⁾	4.4	kV

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature $[T_{A(max)}]$ is dependent on the maximum operating junction temperature $[T_{J(max)}]$, the maximum power dissipation of the device in the application $[P_{D(max)}]$, and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}) , as given by the following equation: $T_{A(max)} = T_{J(max)} - (\theta_{JA} \times P_{D(max)})$. All voltage values are with respect to network ground terminal.
- All inputs must be connected to a supply that is less than the max of VDD1 and VDD2
- IEC tests are run with 0.1μF on VDD1 and VDD2. IEC rating is non-destructive.

Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT		
V_{DD1}	Cumply voltage rang	•	2.8	19.8	V		
V_{DD2}	Supply voltage rang	9	2.8	19.8	V		
I _{LIM1/2}	FET1 and FET2 Sw	tch current range		10	mA		
I _{LIM3/4}	FET3 and FET4 Sw	tch current range		500	mA		
V_{IH}	Input logic high	RXH, TXC, CFG/OE, ENB	2		V		
V_{IL}	Input logic low	Input logic low RXH, TXC, CFG/OE, ENB					
V_{OH}	Output logic high	RXC, TXH, RESETZ	2.25		V		
V_{OL}	Output logic low	RXC, TXH, RESETZ		0.4	٧		
0	Output capacitance	on OUTA	1	4			
C _{OUT}	Output capacitance	on OUTB	4	22	μF		
C _{CPO}	Output capacitance	Output capacitance on CPO					
T _A	Operating temperatu	ire range	-40	85	ô		



Electrical Characteristics

Unless otherwise noted the specification applies over the V_{DD} range and operating junction temp $-40^{\circ}C \leq T_{J} \leq 85^{\circ}C$. Typical values are for $V_{DD} = 3.3V$ and $T_{J} = 25^{\circ}C$.

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
POWER SUP	PLIES AND CURRENTS						
V _{DD1/2}	Input voltage range			2.8		19.8	٧
	VDD4 Octoord	V 0.0 to 45V	$V_{DD1} > V_{DD2}$		250	500	
I _{DD-1}	VDD1 Quiescent current	$V_{DD1} = 2.8 \text{ to } 15V$	$V_{DD1} < V_{DD2}$		20		μΑ
1	VDD0 Octoored comment	V 0.0 to 45V	$V_{DD2} > V_{DD1}$		250	500	
I _{DD-2}	VDD2 Quiescent current	$V_{DD2} = 2.8 \text{ to } 15V$	$V_{DD2} < V_{DD1}$		20		μΑ
I _{IN-ENB}	ENB Input current	$V_{IN} = 1.8V \text{ to } 3.6V$	1			1	μΑ
I _{IN-UART}	RXH and TXC input current	$V_{IN} = 1.8V \text{ to } 3.6V$				6	μΑ
I _{IN-CFGOE}	CFG/OE Input current after mode selection	$V_{IN} = 1.8V \text{ to } 3.6V$				3	μΑ
I _{IN-RESETZ}	RESETZ Input current	V _{RESETZ} = 100 mV		0.8	2	3	mA
SWITCH AND	RESISTANCE CHARACTERISTICS						
R _{F1/2}	FET1/2 On resistance	$V_{DD} = 3.3V, I_{OUT} = 1$	0mA		1	3	Ω
R _{F3/4}	FET3/4 On resistance	$V_{DD} = 3.3V, I_{OUT} = 3.3V$	350mA		120	175	mΩ
R _{PDRESETZ}	RESETZ Pull-down resistance	RESETZ asserted		33	50	100	Ω
R _{PUCFGOE} (1)	CFG/OE Pull-up resistance			15	20	25	kΩ
R _{PDUART}	TXC and RXH	See the UART RX a	and TX Section	0.6	1	1.75	ΜΩ
	Pull-down resistance						
R _{PDNORMAL}	Series CFG/OE Resistance to enter normal mode	See Mode Selection	Section	35	50		kΩ
R _{PDCONTROL}	CFG/OE Resistance to GND to enter control mode	See Mode Selection	Section		10	12	kΩ
VOLTAGE TH	HESHOLDS AND AMPLITUDES	*					
	High voltage lockout	3.3V Supply Rising		3.5	3.55	3.6	V
V_{HVLO}	Hysteresis			20	40	60	mV
.,	. Hadaa adhaa ladaad	3.3V Supply Rising		2.7	2.75	2.8	V
V_{UVLO}	Under voltage lockout	3.3V Supply Falling	2.4	2.45	2.5	V	
V _{CPO}	Charge pump voltage	C _{CPO} = 2nF, I _{CPO} =	0mA	8	9	11	٧
V _{OS}	Voltage overshoot on OUTA/B	$C_{OUTB} = 4\mu F$, I_{OUTB} $C_{OUTA} = 1\mu F$, I_{OUTA} VDD1 $SR_{3.3\rightarrow4V} = 10$	= 0mA,			200	mV
TRANSITION	TIMING						
t _d	UVLO To FETn open time	COUTB = 4μF				200	μs
t _e	UVLO To FETn closed time	COUTA = 1μF				2	ms
t _{dh}	HVLO To FETn open time					20	μs
t _{eh}	HVLO To FETn closed time	See The Supply Sw HVLO Section	itch-Over During				
TRANSITION	TIMING (NORMAL MODE)						
t _{eb}	ENB To FET3/4 closed time	COUTB = 4μF				2	ms
t _{db}	ENB To FET3/4 open time	COUTA = 1μF				200	μs
t _{E2R}	ENB to RESETZ time					6	ms

⁽¹⁾ CFG/OE is pulled to the internal VDD (VDD1 or VDD2) through the resistance $R_{PUCFGOE}$ only during mode selection at power-up.




Electrical Characteristics (continued)

Unless otherwise noted the specification applies over the V_{DD} range and operating junction temp $-40^{\circ}\text{C} \leq T_{J} \leq 85^{\circ}\text{C}$. Typical values are for $V_{DD} = 3.3 \text{V}$ and $T_{J} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRANSITIO	N TIMING (CONTROL MODE)					
t _{U2R}	UVLO to RESETZ time		5	6	7	ms
t _{E2R}	ENB to RESETZ time			2	10	μs
t _{E2O}	ENB to FET3/4 open time	COUTB = 4μ F, COUTA = 1μ F		100	200	μs
t _{RX2O}	RX to FET3/4 closed time	COUTB = 4μ F, COUTA = 1μ F		8.0	2	ms
t _{RX2R}	RX to RESETZ time		5	6	7	ms
t _{OE2TX}	OE to TXH valid time	RTXH = $100k\Omega$ to GND			20	μs
t _{OE2TXZ}	OE to TXH Hi-Z time	RTXH = $100k\Omega$ to GND			20	μs
TXC / TXH /	RXC / RXH I/O					
V _{IH}	TXC, RXH Input logic high		2			٧
V_{IL}	TXC, RXH Input logic low				8.0	V
V _{OH}	TXH, RXC Output logic high		2.25			٧
V_{OL}	TXH, RXC Output logic low				0.4	٧
T_R / T_F	TXH, RXC rise/fall time	10-90% CL = 20pF	5		70	ns
Z_{O}	TXH Output impedance		45	70	90	Ω
Z_{O}	RXC Output impedance		29	32	35	Ω
f _{MAX}	TXC, RXH Signal frequency				1	Mb/s
DC	TXC, RXH Duty cycle		40%		60%	
THERMAL	SHUTDOWN					
T _{SD}	Shutdown temperature		110		130	°C
T _{SDHYST}	Shutdown hysteresis			15		ô



Functional Block Diagram



Pin Functions

PIN NAME	TYPE	DESCRIPTION
VDD1	Supply	Device Supply 1. 0V to 19.8V Input.
VDD2	Supply	Device Supply 2. 0V to 19.8V Input.
OUTA	Output	Output A. 10mA capable output. Refer to the OUTA Supply Selection section for more information
OUTB	Output	Output B. 500mA capable output. Refer to the OUTB Supply Selection section for more information
СРО	Output	Charge Pump Output. This pin is the output of the internal charge pump. It drives the gates fo the internal FET switches. Connect a capacitor of at least 2nF between this pin and GND.
CFG/OE	Input	Mode Configuration/Output Enable. When CFG is floating or pulled high, the device is in Normal Mode. When CFG is ground, the device is in Control Mode (see Application Description section for more information), the mode is latched at power-up. Refer to the Mode Selection section for more information. After the mode is latched, this pin becomes the output enable for the UART TXH output. Refer UART RX and TX section for more information.
RXH	Input	UART RX Input. This input is buffered and level-shifted on RXC. In Control Mode, this pin in monitored for a high to low transition to enable the outputs. Refer UART RX and TX section for more information.
RXC	Output	UART RX Output. This output is a level shifted version of RXH. RXC is referenced to OUTA. Refer UART RX and TX section for more information.
TXC	Input	UART TX Input. This input is buffered and level-shifted on TXH. Refer the UART RX and TX section for more information.
TXH	Output	UART TX Output. This output is a buffered version of TXC. TXH is referenced to OUTA. Refer UART RX and TX section for more information.
RESETZ	Output	Active Low Reset Output. This pin is a delayed reset signal indicating OUTB is connected to a valid VDD. RESETZ is low when OUTB is high impedance. RESETZ is an open drain output.
ENB	Input	OUTB Enable. In Normal Mode, this pin is the active-high OUTB enable. In Control Mode, this pin opens OUTB when asserted high and latches this condition.
GND	Supply	Device ground.

Submit Documentation Feedback



APPLICATION INFORMATION

OUTA Supply Selection

The TPS22986 chooses between two different power supplies, VDD1 or VDD2, and connects these to OUTA. When a valid VDD ($V_{UVLO} < VDD < V_{HVLO}$) is present on VDD1 or VDD2, the valid VDD is connected to OUTA. When VDD1 > V_{HVLO} and a valid VDD is present on VDD2, the TPS22986 connects OUTA to VDD2. VDD1 will always take priority over VDD2. VDD2 will only be connected to OUTA when VDD1 < V_{UVLO} or VDD1 > V_{HVLO} . When OUTA is connected to VDD2 and VDD1 becomes valid ($V_{UVLO} < V_{DD} < V_{HVLO}$), the TPS22986 will disconnect OUTA from VDD2 and connect it to VDD1. Note, VDD1 and VDD2 may power up in any order. Figure 1 shows a flow diagram illustrating the selection of VDD1 or VDD2 as the appropriate supply to connect to OUTA.




Figure 1. OUTA Supply Selection



OUTB Supply Selection

The TPS22986 chooses between two different power supplies, VDD1 or VDD2, and connects these to OUTB. At initial power-up, when a valid VDD ($V_{\text{UVLO}} < \text{VDD} < V_{\text{HVLO}}$) is present on VDD1, VDD1 connects to OUTB. When VDD1 > V_{HVLO} and a valid VDD is present on VDD2, the TPS22986 will connect OUTB to VDD2. Note, OUTB is also opened and closed by other digital inputs, ENB and RXH, depending on the mode of the TPS22986. See the Normal Mode and Control Mode sections for more information on the control of OUTB. VDD1 will always take priority over VDD2. VDD2 will only be connected to OUTB when VDD1 > V_{HVLO} . When OUTB is connected to VDD2 and VDD1 drops below V_{HVLO} , the TPS22986 will disconnect OUTB from VDD2 and connect it to VDD1. Note, VDD1 and VDD2 may power up in any order. Figure 2 shows a flow diagram illustrating the selection of VDD1 or VDD2 as the appropriate supply to connect to OUTB. Note, this diagram shows only the dependence on the VDD values and does not show the enabling and disabling of OUTB by the ENB and RXH input signals.




Figure 2. OUTB Supply Selection



Valid VDD at Inputs

A valid VDD on either input occurs when the voltage on VDD1 or VDD2 is between V_{UVLO} and V_{HVLO} ($V_{UVLO} < VDD < V_{HVLO}$). The VDD voltage is invalid when outside of this range. A VDD is considered high when VDD > V_{HVLO} . Table 1 shows the relationship between the output voltages and the input voltages. Note, other factors also determine whether OUTA and OUTB are open. Table 1 only shows the relationship to the voltage at the inputs VDD1 and VDD2.

Table 1. Output Voltages vs Input Voltages

VDD1	VDD2	OUTA	OUTB
Invalid	Invalid	Open	Open
Valid	Valid or Invalid	VDD1	VDD1
Invalid	Valid	VDD2	Open
High	Valid	VDD2	VDD2

Mode Selection

The TPS22986 has two modes of operation, Normal and Control. Refer to the Normal Mode and Control Mode sections for the operational description of each mode. At power-up, the TPS22986 determines which mode the device will operate in. At power-up, the resistance R_{PUCFGOE} is switched to the CFG/OE pin. The external resistance connected to the pin determines the mode.

To enter Normal Mode, leave this pin floating or ensure that any external pull-down resistance on this pin is equal to or greater than R_{PDNORMAL} . When the UART buffers/level-shifters are used in this mode, the CFG/OE pin will also be the output enable for the TXH output. The R_{PDNORMAL} resistance is recommended in series with the driver of the CFG/OE pin to prevent this driver from loading CFG/OE during power-up.

To enter Control Mode, the CFG/OE pin must be pulled low during power-up. Connect a resistance less than or equal to R_{PDCONTROL} between CFG/OE and ground that will pull the pin low during power-up. Again, the CFG/OE pin is the output enable for the TXH output. The R_{PDCONTROL} resistance should be chosen such that the device driving CFG/OE can overdrive this resistance.



Normal Mode

When the CFG/OE pin is floating or pulled high at power-up, the device enters Normal Mode. In Normal Mode, the TPS22986 provides power through OUTA and OUTB. OUTA is connected whenever a valid VDD is present on either VDD1 or VDD2. OUTB is connected whenever a valid VDD is present on VDD1 or VDD1 > V_{HVLO} and VDD2 is a valid VDD, and the GPIO control signal ENB is high. If a valid VDD is not present, the TPS22986 enters into a shutdown mode and blocks current flow through the switches.

After the device is latched into Normal Mode, the CFG/OE pin becomes the output enable for the TX buffer/level-shifter. See the UART RX and TX section for more information.




Figure 3. Normal Mode Typical Application






Figure 4. Timing During Normal Mode

Control Mode

When CFG/OE is grounded at power-up, the device latches into Control Mode. When a valid VDD connected, OUTA and OUTB are connected to the VDD. Note, a valid VDD is different for OUTA than OUTB. See Table 1 for the output voltages versus input conditions. OUTB remains connected to VDD until ENB transitions high. OUTA remains connected to VDD as long as a valid VDD exists. RESETZ indicates that a valid VDD is available at OUTB. When RESETZ is low, OUTB is high-impedance or is transitioning from high-impedance to an on-state. During power-up, when a valid supply becomes available, RESETZ remains asserted low for the time t_{U2R} to allow settling of ENB. ENB is masked during this interval until RESETZ is high. When RESETZ is high, a valid VDD is available at OUTB and ENB is monitored.

When either VDD is not in UVLO for more than t_{U2R} , the device monitors ENB for a high transition. When ENB transitions high, RESETZ will assert low after time t_{E2R} , and OUTB will open after time t_{E2O} . After the time t_{E2O} , the TPS22986 starts monitoring RXH for a falling edge. When a falling RXH is detected, OUTB is connected to the valid VDD after time t_{RX2O} and RESETZ transitions from low to high after time t_{RX2R} . The device then begins to monitor ENB again for a low to high transition. When a valid VDD is not available, RESETZ is asserted low and the TPS22986 blocks current flow through the switches. When both VDDs are in UVLO, the device clears any wait state and does not monitor ENB or RXH.

After the device is latched into Control Mode, the CFG/OE pin becomes the output enable for the TX buffer/level-shifter. See the UART RX and TX section for more information.






Figure 5. Control Mode Typical Application






Figure 6. Timing During Control Mode




Figure 7. Timing During Control Mode Continued



Typical Startup




Figure 8. Typical Startup in Normal Mode






Figure 9. Typical Startup Timing for Control Mode

Soft Start

To prevent inrush current to the load, the TPS22986 soft starts OUTA and OUTB. When OUTA and OUTB are first enabled, the resistance of the FET switches (FET1, FET2, FET3, and FET4) starts high and reduces every 250µs in four steps. Figure 10 shows the nominal resistance ramp profile for OUTB. Figure 11 shows the flow diagram of the transition of the outputs.






Figure 10. OUTB Soft Start Resistance vs Time profile (FET3 and FET4 resistance)




Figure 11. Transition of OUTA and OUTB to VDD1 or VDD2

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated



Supply Switch-Over During HVLO

When OUTA and OUTB are connected to VDD1 and VDD1 crosses V_{HVLO} , the TPS22986 opens the FET1/3 switches. Due to the delay t_{dh} , the output will overshoot V_{HVLO} by V_{OS} . When a valid VDD is present on VDD2, OUTA and OUTB will connect to VDD2 after time t_{eh} . Figure 12 illustrates this switch-over event.

The overshoot V_{OS} will occur when the VDD (VDD1 or VDD2) that is connected to the output transitions above V_{HVLO} . V_{OS} is set by the delay t_{dh} and the slew rate of the connected VDD.

The following equation determines the overshoot V_{OS}.

Equation 1:
$$V_{OS} = SR_{VDD} \times t_{dh}$$

 SR_{VDD} is the slew rate of the supply that is transitioning above V_{HVLO} . As an example, when SR_{VDD} is $10mV/\mu s$ and t_{dh} is $20\mu s$, V_{OS} is 200mV.

When switching to VDD2 due to an HVLO event on VDD1, the outputs OUTA and OUTB are discharged by their respective loads until they reach the VDD2 voltage. This prevents in-rush current when charging the output caps. The discharge time t_{eh} is variable and is determined by the following equation.

Equation 2:
$$_{teh}$$
 = t_{dh} + $(V_{HVLO} + V_{OS} - V_{DD2}) \times C_{LOAD}/I_{LOAD}$

In this equation, V_{OS} is determined by Equation 1, C_{LOAD} is the load capacitance at the respective output, and I_{LOAD} is the load current flowing out of the same output. As an example, when V_{DD2} is 3.3V, t_{dh} is 20 μ s, V_{OS} is 200mV, C_{LOAD} is 4 μ F, and I_{LOAD} is 350mA, the resulting t_{th} is 25.7 μ s.

Note, when VDD1 transitions above V_{HVLO} and a valid VDD is not present on VDD2, the outputs will open and will discharge through each respective load.




Figure 12. VDD Switch-over at VDD1 Rising Above V_{HVLO}

When VDD1 drops from a HVLO condition, the TPS22986 may brownout at OUTA and OUTB before switching the outputs to VDD1.

UART RX and TX

The TPS22986 provides failsafe buffers for digital UART RX and TX lines. The failsafe mechanism prevents the RX and TX lines from being loaded when power is removed from the device. The RX line is divided into a host side RXH input and a cable side RXC output. The TX line is divided into host side TXH output and a cable side TXC input. The inputs RXH and TXC have a weak pull-down resistance R_{PDUART} to allow each to be left floating if unused in the application.

When the TPS22986 is unpowered or when RESETZ is asserted low, the TXH output is high impedance. This prevents loading the system TX line and allowing other devices on the UART bus to communicate.



Figure 13 illustrates the TXH control. When RESETZ is high, CFG/OE controls TXH. When CFG/OE is low, TXH is high impedance. When CFG/OE is high, TXH is a buffered/level-shifted TXC. The CFG/OE input is ignored when RESETZ is asserted low. Figure 14 shows the delay from CFG/OE to TXH.

Note, the UART buffers are powered from OUTA. When OUTA is disconnected, the UART buffers are unpowered. When there are no valid supplies connected or when the device is in Thermal Shutdown, OUTA will disconnect and the buffers will be unpowered.




Figure 13. UART RX and TX Buffer Control




Figure 14. CFG/OE to TXH Timing



Thunderbolt™ System with TPS22981/TPS22986




Figure 15. Thunderbolt™ System with TPS22981/TPS22986

Submit Documentation Feedback

SLVSBS5A – JANUARY 2013 – REVISED DECEMBER 2013



REVISION HISTORY

CI	hanges from Original (January 2013) to Revision A	Page
•	Updated document formatting.	1
•	Fixed trademark error.	1
•	Removed Ordering Information table.	2



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS22986YFPR	ACTIVE	DSBGA	YFP	16	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	DJ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2016


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22986YFPR	DSBGA	YFP	16	3000	180.0	8.4	1.71	1.71	0.81	4.0	8.0	Q1

www.ti.com 25-Jul-2016




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	TPS22986YFPR	DSBGA	YFP	16	3000	182.0	182.0	20.0

YFP (S-XBGA-N16)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated