STFI5N80K5



N-channel 800 V, 1.50 Ω typ., 4 A MDmesh™ K5 Power MOSFET in a I²PAKFP package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD	
STFI5N80K5	800 V	1.75 Ω	4 A	

- Fully insulated and low profile package with increased creepage path from pin to heatsink plate
- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STFI5N80K5	5N80K5	I ² PAKFP	Tube

Contents STFI5N80K5

Contents

1	Electric	cal ratings	3
		cal characteristics	
	2.1	Electrical characteristics (curves)	6
3	Test cir	rcuits	8
4	Packag	e information	9
	4.1	I ² PAKFP package information	9
5	Revisio	on history	11

STFI5N80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	± 30	V
I_D	Drain current (continuous) at T _C = 25 °C	4	Α
I _D	Drain current (continuous) at T _C = 100 °C	2.3	Α
I _D ⁽¹⁾	Drain current (pulsed)	16	Α
P _{TOT}	Total dissipation at $T_C = 25$ °C	20	W
dv/dt (2)	Peak diode recovery voltage slope	4.5	\//
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; T _C = 25 °C)		V
Tj	Operating junction temperature range	55 to 150	°C
T _{stg}	Storage temperature range	- 55 to 150	

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	6.25	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter			
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})		Α	
Eas	E _{AS} Single pulse avalanche energy (starting T _i = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)		mJ	

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}I_{SD} \leq 4$ A, di/dt =100 A/ $\mu s;$ VDs peak < V(BR)DSS, VDD = 640 V

 $^{^{(3)}}V_{DS} \le 640 \ V$

Electrical characteristics STFI5N80K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			٧
		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 {}^{\circ}\text{C}^{(1)}$			50	μΑ
I _{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DD}=V_{GS},I_{D}=100\;\mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 2 \text{ A}$		1.50	1.75	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		1	177	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, $ $V_{GS} = 0 \text{ V}$	1	15	-	pF
Crss	Reverse transfer capacitance		ı	0.3	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V 0 to 640 V V 0 V	1	33	-	pf
C _{o(er)} (2)	Equivalent capacitance energy related	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$ V	ı	16	-	pf
Rg	Intrinsic gate resistance	f = 1 MHz, I _D =0 A	-	5	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 4 \text{ A}$	-	5.5	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	1.7	-	nC
Q _{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	2.9	-	nC

Notes:

 $[\]ensuremath{^{(1)}}\mbox{Defined}$ by design, not subject to production test.

 $^{^{(1)}}C_{O(tr)}$ is a constant capacitance value that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 80% V_{DSS} .

 $^{^{(2)}}C_{0(er)}$ is a constant capacitance value that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V_{DD} = 400 V, I_{D} = 2 A, R_{G} = 4.7 Ω	1	12.7	1	ns
tr	Rise time	V _{GS} = 10 V	1	11.7	1	ns
t _{d(off)}	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"and		23	-	ns
tf	Fall time	Figure 19: "Switching time waveform")	-	14.8	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		4	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		16	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 4 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 4 \text{ A, di/dt} = 100$	-	265		ns
Qrr	Reverrse recovery charge	A/μs,V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	1.59		μС
I _{RRM}	Reverse recovery current		-	12		Α
t _{rr}	Reverse recovery time	I _{SD} = 4 A, di/dt = 100 A/μs, V _{DD} = 60 V, T _j = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	386		ns
Q _{rr}	Reverse recovery charge		-	2.18		μС
I _{RRM}	Reverse recovery current		-	11.3		Α

Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS}=\pm 1 \text{mA}, I_{D}=0 \text{ A}$	30	-	1	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.





⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2: Safe operating area (A) Operation in this area is limited by R_{DS(on)} GIPG210420161526SOA 10 t_p=10 μs 10⁰ t_o=100 µs t =1 ms t_p=10 ms 10 T_j≤150 °C T = 25°C single pulse 10⁻² $\bar{V}_{DS}(V)$ 10° 10¹ 10²










Figure 10: Normalized on-resistance vs temperature


R_{DS(on)} GIPG210420161531RON

2.6 V_{GS} = 10 V

2.2 1.8 1.4 1.0 0.6 0.2 -75 -25 25 75 125 T_j (°C)







Test circuits STFI5N80K5

3 **Test circuits**




Figure 15: Test circuit for gate charge behavior RL I_G= CONST 100 Ω 2.7 kΩ 47 kΩ AM01469v10

Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit




Figure 18: Unclamped inductive waveform





Figure 19: Switching time waveform



STFI5N80K5 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 I²PAKFP package information

Α В 97 D1 11 D 77 -F1 (x3) F(x3)Ε G 8291506 Re v. C

Figure 20: I²PAKFP (TO-281) package outline

Table 10: I²PAKFP (TO-281) mechanical data

Di	mm				
Dim.	Min.	Тур.	Max.		
А	4.40		4.60		
В	2.50		2.70		
D	2.50		2.75		
D1	0.65		0.85		
E	0.45		0.70		
F	0.75		1.00		
F1			1.20		
G	4.95		5.20		
Н	10.00		10.40		
L1	21.00		23.00		
L2	13.20	13.20 10.55			
L3	10.55				
L4	2.70		3.20		
L5	0.85		1.25		
L6	7.50	7.60	7.70		

STFI5N80K5 Revision history

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
12-Nov-2015	1	First release.
02-May-2016	2	Modified: title Modified: Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 5: "On/off-state", Table 6: "Dynamic", Table 7: "Switching times" and Table 8: "Source-drain diode" Modified: Section 4: "Test circuits" Added: Section 3.1: "Electrical characteristics (curves)" Minor text changes

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

