


Description

The 8SLVP2104I is a high-performance differential dual LVPECL fanout buffer. The device is designed for the fanout of high-frequency. very low additive phase-noise clock and data signals.

The 8SLVP2104I is characterized to operate from a 3.3V or 2.5V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the 8SLVP2104I ideal for those clock distribution applications demanding well-defined performance and repeatability. Two selectable differential inputs and four low skew outputs are available. The integrated bias voltage reference enable easy interfacing of single-ended signals to the device inputs. The device is optimized for low power consumption and low additive phase noise.

Block Diagram




Features

- Two 1:4, low skew, low additive jitter LVPECL output pairs
- Two differential clock input pairs
- Differential pairs can accept the following differential input levels: LVDS, LVPECL, CML
- Maximum input clock frequency: 2GHz
- Output skew: 8ps (typical)
- Propagation delay: 270ps (maximum)
- Low additive phase jitter, RMS: 47fs (maximum)
- Full 3.3V and 2.5V supply voltage
- Maximum device current consumption (I_{EE}): 93mA (maximum)
- Available in lead-free (RoHS 6), 28-Lead VFQFN package
- -40°C to 85°C ambient operating temperature
- Supports case temperature ≤ 105°C operations
- Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can also accept single-ended LVCMOS levels. See Applications section Wiring the Differential Input Levels to Accept Single-ended Levels (Figure 1A and Figure 1B).

Pin Assignments

1



8SLVP2104I 28-VFQFN 5mm x 5mm x 0.75mm package body **NB Package Top View**



Pin Descriptions and Characteristics

Table 1. Pin Descriptions

Number	Name	Ту	pe	Description
1, 14	V _{EE}	Power		Negative supply pins.
2, 3	QB3, nQB3	Output		Differential output pair B3. LVPECL interface levels.
4	nc	Unused		Do not connect.
5	PCLKB	Input	Pulldown	Non-inverting differential LVPECL clock/data input.
6	nPCLKB	Input	Pullup/ Pulldown	Inverting differential LVPECL clock/data input. V _{CC} /2 default when left floating.
7	V_{REFB}	Output		Bias voltage reference for the PCLKB, nPCLKB input pair.
8, 15, 28	V _{CC}	Power		Power supply pins.
9	PCLKA	Input	Pulldown	Non-inverting differential LVPECL clock/data input.
10	nPCLKA	Input	Pullup/ Pulldown	Inverting differential LVPECL clock/data input. V _{CC} /2 default when left floating.
11	V _{REFA}	Output		Bias voltage reference for the PCLKA, nPCLKA input pair.
12, 13	QA0, nQA0	Output		Differential output pair A0. LVPECL interface levels.
16, 17	QA1, nQA1	Output		Differential output pair A1. LVPECL interface levels.
18, 19	QA2, nQA2	Output		Differential output pair A2. LVPECL interface levels.
20, 21	QA3, nQA3	Output		Differential output pair A3. LVPECL interface levels.
22, 23	QB0, nQB0	Output		Differential output pair B0. LVPECL interface levels.
24, 25	QB1, nQB1	Output		Differential output pair B1. LVPECL interface levels.
26, 27	QB2, nQB2	Output		Differential output pair B2. LVPECL interface levels.

NOTE: Pulldown and Pullup refers to an internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			2		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
R _{PULLUP}	Input Pullup Resistor			51		kΩ



Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{CC}	4.6V
Inputs, V _I	-0.5V to V _{CC} + 0.5V
Outputs, I _O (LVPECL)	
Continuous Current	50mA
Surge Current	100mA
Maximum Junction Temperature, T _{J,MAX}	150°C
Storage Temperature, T _{STG}	-65°C to 150°C
Input Sink/Source, I _{REF}	±2mA
ESD - Human Body Model, NOTE 1	2000V
ESD - Charged Device Model, NOTE 1	1500V

NOTE 1: According to JEDEC/JESD 22-A114/22-C101. ESD ratings are target specifications.

Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Units
T _A	Ambient air temperature	-40		85	°C
T _J	Junction temperature			125	°C

NOTE 1: It is the user's responsibility to ensure that device junction temperature remains below the maximum allowed.

NOTE 2: All conditions in the table must be met to guarantee device functionality.

NOTE 3: The device is verified to the maximum operating junction temperature through simulation.

DC Electrical Characteristics

Table 3A. Power Supply DC Characteristics, V_{CC} = 3.3V ± 5%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Power Supply Voltage		3.135	3.3V	3.465	V
I _{EE}	Power Supply Current				93	mA
I _{CC}	Power Supply Current	QA[0:3] and QB[0:3] terminated 50Ω to V_{CC} – 2V			384	mA



Table 3B. Power Supply DC Characteristics, V_{CC} = 2.5V ± 5%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Power Supply Voltage		2.375	2.5V	2.625	V
I _{EE}	Power Supply Current				83	mA
I _{cc}	Power Supply Current	QA[0:3] and QB[0:3] terminated 50Ω to $V_{CC} - 2V$			379	mA

Table 3C. LVPECL DC Characteristics, $V_{\rm CC}$ = 3.3V \pm 5%, $V_{\rm EE}$ = 0V, $T_{\rm A}$ = -40°C to 85°C

Symbol	Parameter	r	Test Conditions	Minimum	Typical	Maximum	Units
I _{IH}	Input High Current	PCLKA, nPCLKA; PCLKB, nPCLKB	V _{CC} = V _{IN} = 3.465V			150	μА
	Input	PCLKA, PCLKB	V _{CC} = 3.465V, V _{IN} = 0V	-10			μA
l _{IL}	Low Current	nPCLKA, nPCLKB	V _{CC} = 3.465V, V _{IN} = 0V	-150			μA
V _{REFA} , V _{REFB}	Reference	Voltage for Input Bias	I _{REF} = 2mA	V _{CC} – 1.6	V _{CC} – 1.3	V _{CC} – 1.1	V
V _{OH}	Output Hig	nh Voltage; NOTE 1		V _{CC} – 1.1	V _{CC} - 0.9	V _{CC} - 0.8	V
V _{OL}	Output Lov	w Voltage; NOTE 1		V _{CC} – 2.0	V _{CC} – 1.5	V _{CC} – 1.4	V

NOTE: Input and output parameters vary 1:1 with V $_{CC}.$ NOTE 1: Outputs terminated with 50Ω to V $_{CC}$ – 2V.

Table 3D. LVPECL DC Characteristics, V_{CC} = 2.5V ± 5%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	mbol Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I _{IH}	Input High Current	PCLKA, nPCLKA; PCLKB, nPCLKB	V _{CC} = V _{IN} = 2.625V			150	μA
	Input	PCLKA, PCLKB	V _{CC} = 2.625V, V _{IN} = 0V	-10			μA
l I _{IL}	Low Current	nPCLKA, nPCLKB	V _{CC} = 2.625V, V _{IN} = 0V	-150			μA
V _{REFA} , V _{REFB}	Reference '	Voltage for Input Bias	I _{REF} = 2mA	V _{CC} – 1.6	V _{CC} – 1.3	V _{CC} – 1.1	V
V _{OH}	Output High	n Voltage; NOTE 1		V _{CC} – 1.1	V _{CC} - 0.9	V _{CC} - 0.8	V
V _{OL}	Output Low	Voltage; NOTE 1		V _{CC} – 2.0	V _{CC} – 1.5	V _{CC} – 1.4	V

NOTE: Input and output parameters vary 1:1 with V_{CC}. NOTE 1: Outputs terminated with 50Ω to V_{CC} – 2V.



AC Electrical Characteristics

Table 4A. AC Electrical Characteristics, $V_{CC} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Frequency	PCLKA, nPCLKA; PCLKB, nPCLKB				2	GHz
ΔV/Δt	Input Edge Rate	PCLKA, nPCLKA; PCLKB, nPCLKB		1.5			V/ns
t _{PD}	Propagation	Delay; NOTE	PCLKA, nPCLKA to any QAx, nQAx or PCLKB, nPCLKB to any QBx, nQBx for V _{PP} = 0.1V or 0.3V	50	165	270	ps
Channel_ _{ISOL}	Channel Iso	lation	f _{REF} = 122.88MHz		78		dB
<i>t</i> sk(o)	Output Skev	w; NOTE 2, 3	Any Output		8	25	ps
<i>t</i> sk(b)	Bank Skew;	NOTE 3, 4	Within QAx, QBx		7	20	ps
<i>t</i> sk(p)	Pulse Skew		f _{REF} = 100MHz		7	27	ps
tsk(pp)	Part-to-Part 3, 5	Skew; NOTE			100	200	ps
	Spurious Su	ıppression,	$\begin{split} f_{QB0} &= 500 \text{MHz}, V_{PP(PCLKB)} = 0.15 \text{V}, \\ V_{CMR(PCLKB)} &= 1 \text{V and} \\ f_{QA3} &= 62.5 \text{MHz}, V_{PP(PCLKA)} = 1 \text{V}, \\ V_{CMR(PCLKA)} &= 1 \text{V} \end{split}$		-66		dB
t∕JIT, SP	Coupling fro	om QA3 to QB0	$\begin{split} f_{QB0} &= 500 \text{MHz}, V_{PP(PCLKB)} = 0.15 \text{V}, \\ V_{CMR(PCLKB)} &= 1 \text{V and} \\ f_{QA3} &= 15.625 \text{MHz}, V_{PP(PCLKA)} = 1 \text{V}, \\ V_{CMR(PCLKA)} &= 1 \text{V} \end{split}$		-77		dB
t _R / t _F	Output Rise	/ Fall Time	20% to 80%	40	100	150	ps
V	Peak-to-Pea		f _{REF} < 1.5 GHz	0.1		1.5	V
V_{PP}	Voltage; NC	OTE 6, 8	f _{REF} > 1.5 GHz	0.2		1.5	V
V _{CMR}	Common Mo Voltage; NC			1.0		V _{CC} - 0.6	V
\/ (pp)	Output Volta	age Swing,	V_{CC} = 3.3V, $f_{REF} \le 2GHz$	0.4	0.6	1.0	V
V _O (pp)	Peak-to-Pea	ak	V_{CC} = 2.5V, $f_{REF} \le 2GHz$	0.35	0.55	1.0	V
M	Differential (Output Voltage	V_{CC} = 3.3V, $f_{REF} \le 2GHz$	8.0	1.2	2.0	V
V _{DIFF_OUT}	Swing, (Pea	ık-to-Peak)	V_{CC} = 2.5V, $f_{REF} \le 2GHz$	0.7	1.1	2.0	V

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- NOTE 1: Measured from the differential input crossing point to the differential output crosspoint.
- NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential crosspoints.
- NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
- NOTE 4: Defined as skew within a bank with equal load conditions. Measured at the differential crosspoints.
- NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential crosspoints.
- NOTE 6: $\rm V_{IL}$ should not be less than -0.3V. $\rm V_{IH}$ should not be higher than $\rm V_{CC}.$
- NOTE 7: Common mode input voltage is defined as the crosspoint.
- NOTE 8: For single-ended LVCMOS input applications, please refer to the Applications Information, Wiring the Differential Input to accept single-ended levels, Figures 1A and 1B.



Table 4B. AC Addtive Phase Jitter Electrical Characteristics, V_{CC} = 3.3V ± 5%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		f _{REF} = 122.88MHz Square Wave, V _{PP} = 1V, Integration Range: 1kHz – 40MHz		100	120	fs
		f _{REF} = 122.88MHz Square Wave, V _{PP} = 1V, Integration Range: 10kHz – 20MHz		65	80	fs
		f _{REF} = 122.88MHz Square Wave, V _{PP} = 1V, Integration Range: 12kHz – 20MHz		65	80	fs
	Buffer Additive	f _{REF} = 156.25MHz Square Wave, V _{PP} = 1V, Integration Range: 1kHz – 40MHz		58	65	fs
$t_{\sf JIT}$	Phase Jitter, RMS; refer to Additive	f _{REF} = 156.25MHz Square Wave, V _{PP} = 1V, Integration Range: 10kHz – 20MHz		43	47	fs
	Phase Jitter Section	f _{REF} = 156.25MHz Square Wave, V _{PP} = 1V, Integration Range: 12kHz – 20MHz		43	47	fs
		f _{REF} = 156.25MHz Square Wave, V _{PP} = 0.5V, Integration Range: 1kHz – 40MHz		59	68	fs
		f _{REF} = 156.25MHz Square Wave, V _{PP} = 0.5V, Integration Range: 10kHz – 20MHz		43	48	fs
		f _{REF} = 156.25MHz Square Wave, V _{PP} = 0.5V, Integration Range: 12kHz – 20MHz		43	47	fs

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

Table 4C. AC Addtive Phase Jitter Electrical Characteristics, V_{CC} = 2.5V ± 5%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		f _{REF} = 122.88MHz Square Wave, V _{PP} = 1V, Integration Range: 1kHz – 40MHz		108	125	fs
		f _{REF} = 122.88MHz Square Wave, V _{PP} = 1V, Integration Range: 10kHz – 20MHz		71	86	fs
		f _{REF} = 122.88MHz Square Wave, V _{PP} = 1V, Integration Range: 12kHz – 20MHz		71	86	fs
	Buffer Additive	f _{REF} = 156.25MHz Square Wave, V _{PP} = 1V, Integration Range: 1kHz – 40MHz		62	69	fs
t_{JIT}	Phase Jitter, RMS; refer to Additive	f _{REF} = 156.25MHz Square Wave, V _{PP} = 1V, Integration Range: 10kHz – 20MHz		45	50	fs
	Phase Jitter Section	f _{REF} = 156.25MHz Square Wave, V _{PP} = 1V, Integration Range: 12kHz – 20MHz		45	50	fs
		f _{REF} = 156.25MHz Square Wave, V _{PP} = 0.5V, Integration Range: 1kHz – 40MHz		64	72	fs
		f _{REF} = 156.25MHz Square Wave, V _{PP} = 0.5V, Integration Range: 10kHz – 20MHz		46	52	fs
		f _{REF} = 156.25MHz Square Wave, V _{PP} = 0.5V, Integration Range: 12kHz – 20MHz		46	52	fs


NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.



Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements have issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.


Measured using a Wenzel 156.25MHz Oscillator as the input source.




Parameter Measurement Information




3.3V LVPECL Output Load AC Test Circuit




2.5V LVPECL Output Load AC Test Circuit




Differential Input Level



Output Skew




Part-to-Part Skew




Pulse Skew




Parameter Measurement Information, continued






Bank Skew



Output Rise/Fall Time



Propagation Delay

Channel Isolation



Applications Information

Wiring the Differential Input to Accept Single-Ended Levels

The IDT8SLVP2104I inputs can be interfaced to LVPECL, LVDS, CML or LVCMOS drivers. *Figure 1A* illustrates how to DC couple a single LVCMOS input to the IDT8SLVP2104I. The value of the series resistance RS is calculated as the difference between the transmission line impedance and the driver output impedance. This resistor should be placed close to the LVCMOS driver. To avoid cross-coupling of single-ended LVCMOS signals, apply the LVCMOS signals to no more than one PCLK input.

A practical method to implement Vth is shown in *Figure 1B* below. The reference voltage Vth = V1 = $V_{CC}/2$, is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible.

The ratio of R1 and R2 might need to be adjusted to position the V1 in the center of the input voltage swing. For example, if the input clock swing is 2.5V and V_{CC} = 3.3V, R1 and R2 value should be adjusted to set V1 at 1.25V. The values below apply when both the single-ended swing and V_{CC} are at the same voltage.

When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced, particularly if both input references are LVCMOS to minimize cross talk. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however $V_{\rm IL}$ cannot be less than -0.3V and $V_{\rm IH}$ cannot be more than $V_{\rm CC}$ + 0.3V.

Figure 1B shows a way to attenuate the PCLK input level by a factor of two as well as matching the transmission line between the LVCMOS driver and the IDT8SLVP2104I at both the source and the




Figure 1A. DC-Coupling a Single LVCMOS Input to the IDT8SLVP2104I

load. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. R3 and R4 in parallel should equal the transmission line impedance; for most 50Ω applications, R3 and R4 will be 100Ω . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver.

Though some of the recommended components of Figure 1B might not be used, the pads should be placed in the layout so that they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 1B. Alternative DC Coupling a Single LVCMOS Input to the IDT8SLVP2104I



Recommendations for Unused Input and Output Pins

Inputs:

PCLKx/nPCLKx Inputs

For applications requiring only one differential input, the unused PCLKx and nPCLKx pins can be left floating. Though not required, but for additional protection, a $1 \mathrm{k} \Omega$ resistor can be tied from the unused PCLKx input to ground.

Outputs:

LVPECL Outputs

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

$\mathbf{V}_{\mathsf{REFX}}$

Unused V_{REFA} and V_{REFB} pins can be left floating. We recommend that there is no trace attached.



3.3V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML and other differential signals. Both signals must meet the V_{PP} and V_{CMR} input requirements. Figures 2A to 2E show interface examples for the PCLK/ nPCLK input driven by the most common driver types. The

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2A. PCLK/nPCLK Input Driven by a CML Driver




Figure 2B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 2C. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver




Figure 2D. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple




Figure 2E. PCLK/nPCLK Input Driven by a 3.3V LVDS Driver



2.5V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML and other differential signals. Both signals must meet the V_{PP} and V_{CMR} input requirements. *Figures 3A to 3E* show interface examples for the PCLK/ nPCLK input driven by the most common driver types. The

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 3A. PCLK/nPCLK Input Driven by a CML Driver




Figure 3B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 3C. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver




Figure 3D. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver with AC Couple




Figure 3E. PCLK/nPCLK Input Driven by a 2.5V LVDS Driver



VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)



Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are a low impedance follower output that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 5A. 3.3V LVPECL Output Termination




Figure 5B. 3.3V LVPECL Output Termination



Termination for 2.5V LVPECL Outputs

Figure 6A and Figure 6B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to V_{CC} – 2V. For V_{CC} = 2.5V, the V_{CC} – 2V is very close to ground

level. The R3 in Figure 6B can be eliminated and the termination is shown in *Figure 6C*.




Figure 6A. 2.5V LVPECL Driver Termination Example




Figure 6B. 2.5V LVPECL Driver Termination Example




Figure 6C. 2.5V LVPECL Driver Termination Example



Power Considerations

This section provides information on power dissipation and junction temperature for the IDT8SLVP2104I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the IDT8SLVP2104I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for V_{CC} = 3.465V, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 93mA = 322.25mW
- Power (outputs)_{MAX} = 36mW/Loaded Output pair
 If all outputs are loaded, the total power is 8 * 36mW = 288mW

Total Power_MAX (3.465V, with all outputs switching) = 322.25mW + 288mW = 610.25mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 46.2°C/W per Table 5 below.

Therefore, Ti for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.610\text{W} * 46.2^{\circ}\text{C/W} = 113.2^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 5. Thermal Resistance θ_{JA} for 28-Lead VFQFN, Forced Convection

	θ_{JA} by Velocity		
Meters per Second	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	46.2°C/W	39.4°C/W	37.1°C/W



3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 7.




Figure 7. LVPECL Driver Circuit and Termination

To calculate power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of $V_{CC} - 2V$. These are typical calculations.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} 0.8V$ $(V_{CC_MAX} - V_{OH_MAX}) = 0.8V$
- For logic low, $V_{OUT} = V_{OL_MAX} = V_{CC_MAX} 1.4V$ $(V_{CC_MAX} - V_{OL_MAX}) = 1.4V$

Pd_H is power dissipation when the output drives high.

Pd L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.8V)/50\Omega] * 0.8V = 19.2mW$$

$$Pd_{L} = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.4V)/50\Omega] * 1.4V = 16.8mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = **36mW**



Case Temperature Considerations

This device supports applications in a natural convection environment which does not have any thermal conductivity through ambient air. The printed circuit board (PCB) is typically in a sealed enclosure without any natural or forced air flow and is kept at or below a specific temperature. The device package design incorporates an exposed pad (ePad) with enhanced thermal parameters which is soldered to the PCB where most of the heat escapes from the bottom exposed pad. For this type of application, it is recommended to use the junction-to-board thermal characterization parameter Ψ_{JB} (Psi-JB) to calculate the junction temperature (T_J) and ensure it does not exceed the maximum allowed junction temperature in the Absolute Maximum Rating table.

The junction-to-board thermal characterization parameter, Ψ_{JB} , is calculated using the following equation:


$T_J = T_{CB} + \Psi_{JB} \times P_d$, Where

 T_J = Junction temperature at steady state condition in (${}^{\circ}$ C).

T_{CB} = Case temperature (Bottom) at steady state condition in (°C).

 Ψ_{JB} = Thermal characterization parameter to report the difference between junction temperature and the temperature of the board measured at the top surface of the board.

P_d = power dissipation (W) in desired operating configuration.



The ePad provides a low thermal resistance path for heat transfer to the PCB and represents the key pathway to transfer heat away from the IC to the PCB. It's critical that the connection of the exposed pad to the PCB is properly constructed to maintain the desired IC case temperature (T_{CB}). A good connection ensures that temperature at the exposed pad (T_{CB}) and the board temperature (T_{CB}) are relatively the same. An improper connection can lead to increased junction temperature, increased power consumption and decreased electrical performance. In addition, there could be long-term reliability issues and increased failure rate.

Example Calculation for Junction Temperature (T_J): T_J = T_{CB} + Ψ _{JB} x P_d

Package type:	28-Lead VFQFN
Body size:	5mm x 5mm x0.75mm
ePad size:	3.25mm x 3.25mm
Thermal Via:	4 x 4 matrix
Ψ_{JB}	2.4 C/W
T _{CB}	105°C
P_d	0.610 W

For the variables above, the junction temperature is equal to 106.5°C. Since this is below the maximum junction temperature of 125°C, there are no long term reliability concerns. In addition, since the junction temperature at which the device was characterized using forced convection is 113.2°C, this device can function without the degradation of the specified AC or DC parameters.



Reliability Information

Table 6. θ_{JA} vs. Air Flow Table for a 28-Lead VFQFN

θ_{JA} at 0 Air Flow					
Meters per Second	0	1	2		
Multi-Layer PCB, JEDEC Standard Test Boards	46.2°C/W	39.4°C/W	37.1°C/W		

Transistor Count

The transistor count for the 8SLVP2104I is: 309

Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

www.idt.com/document/psc/nbnbg28-package-outline-50-x-50-mm-body-050-mm-pitch-qfn

Ordering Information

Table 7. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8SLVP2104ANBGI	LVP2104ANBGI	"Lead-Free" 28-Lead VFQFN	Tray	-40°C to 85°C
8SLVP2104ANBGI8	LVP2104ANBGI	"Lead-Free" 28-Lead VFQFN	Tape & Reel, Pin 1 Orientation: EIA-481-C	-40°C to 85°C
8SLVP2104ANBGI/W	LVP2104ANBGI	"Lead-Free" 28-Lead VFQFN	Tape & Reel, Pin 1 Orientation: EIA-481-D	-40°C to 85°C

NOTE: Parts that are ordered with an "G" suffix to the part number are the Pb-Free configuration and are RoHS compliant.


Table 8. Pin 1 Orientation in Tape and Reel Packaging


Part Number Suffix	Pin 1 Orientation	Illustration			
8	Quadrant 1 (EIA-481-C)	CAPRIER TAPE TOPSIDE (Round Sprocket Poles) USER DIRECTION OF FEED			
/W	Quadrant 2 (EIA-481-D)	CORRECT PIN 1 CRIENTATION CARRIER TAPE TOPSIDE (Round Sprocker Holes) USER DIRECTION OF FEED			



Revision History

Revision Date	Description of Change
	Updated the description of Absolute Maximum Ratings
January 15, 2019	Added Recommended Operating Conditions
	Updated the Package Outline Drawings; however, no technical changes
	Completed other minor improvements
June 8, 2015	Features Section - added case temperature bullet. Added case temperature consideration section.
November 19, 2014	Per PCN# 1406-01, Effective Date 11/19/2014 Changed maximum IEE to 93mA in the Features Section on page 1, Table 3A on page 3 and Power Considerations and calculations on page 17. Updated the datasheet format.
January 28, 2014	Changed Note 6 to read " $V_{\rm IL}$ should not be less than -0.3V. $V_{\rm IH}$ should not be higher than $V_{\rm CC}$."
February 19, 2013	Fixed Ohm symbol and Zo font issues in drawings.
January 30, 2013	Added Features Bullet: Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can also accept single-ended LVCMOS levels. Added NOTE 8 to V _{PP} , V _{CMR} . Updated the "Wiring the Differential Input to Accept Single-Ended Levels" note.
August 2, 2012	Ordering Information Table - added additional row. Added Orientation Packaging Table.





00 REV COMBINE POD & LAND PATTERN CORRECTION ON L INITIAL RELEASE DESCRIPTION REVISIONS 09/22/10 06/04/10 1/22/14 DATE APPROVED 도 무 SS

1. ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
2. TOP DOWN VIEW. AS VIEWED ON PCB.
3. COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
4. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
5. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

			CHECKED	DRAWN X3	APPROVALS	XX± .030		DECIMAL	UNLESS SPECIFIED
				06/02/10	DATE		Ψ.	ANGULAR	¥FIED
DO NO	С	SIZE			ΞE	8	4	W	
DO NOT SCALE DRAWING	PSC-4312	DRAWING No.	0.50 mm PITCH QFN	5.0 x 5.0 mm BODY	NB/NBG28 PACKAGE OUTLINE	WWW.IDT.com FAX: (408	•	CA 95138	6024 SILV
SHEET 2 OF 2					T NE	FAX: (408) 284-3572	PHONE: (408) 284-8200		6024 SILVER CREEK VALLEY ROAD. SAN JOSE,
OF 2	02	REV					90		JOSE,

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/