

www.ti.com SLLSE46 - SEPTEMBER 2010

Quad Channel (Half X4 Lane) PCle Redriver/Equalizer

Check for Samples: SN65LVPE504

FEATURES

- 4 Identical Channel PCle Equalizer/Redriver
- Support for Both PCle Gen I (2.5Gbps) and Gen II (5.0 Gbps) Speed
- Selectable Equalization, De-emphasis, and Output Swing
- Per Channel Receive Detect (Lane Detection)
- Selectable Receiver Electrical Idle Threshold Control
- Low Operating Power Modes
 - Supports Three Low-Power Modes to Enable up to 80% Lower Operating Power
- Excellent Jitter and Loss Compensation Capability to 50" of 4-mil SL on FR4
- Small Foot Print 42 Pin 9 x 3.5 TQFN Package
- High Protection Against ESD Transient

HBM: 6,000 VCDM: 1,000 VMM: 200 V

APPLICATIONS

 PC MB, Docking Station, Server, Communication Platform, Backplane and Cabled Application

DESCRIPTION

The SN65LVPE504 is a quad channel, half four lane PCIe redriver and signal conditioner supporting data rates of up to 5.0Gbps. The device complies with PCIe spec revision 2.1, supporting electrical idle and power management modes.

Programmable EQ, De-Emphasis and Amplitude Swing

The SN65LVPE504 is designed to minimize the signal degradation effects such as crosstalk and inter-symbol interference (ISI) that limits interconnect distance between two devices. The input stage of each channel offers selectable equalization settings that can be programmed to match loss in the channel. The differential outputs provide selectable de-emphasis to compensate for the anticipated distortion PCIe signal will experience. Both equalization and de-emphasis levels for all 4 channels are controlled by the setting of signal control pins EQ, DE and OS.

See Table 1 for EQ, DE and OS setting details.




Figure 1. Data Flow Block Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLSE46 - SEPTEMBER 2010 www.ti.com

DEVICE OPERATION

Device PowerOn

Device in<u>itiates</u> internal power-on reset after Vcc has stabilized. External reset can also be applied at anytime by toggling RST pin. External reset is recommended after every device power-up. After 50µs (MAX) from the application of RST, device samples the state of EN_RXD, if it is set H device will enter Rx.Detect state where each of the four channels will perform Rx.Detect function (as described in PCle spec). If EN_RXD is set L, automatic RX detect function is disabled and all channels are enabled with their termination set to Z_{RX_DC}.

Receiver Detection

While EN_RXD pin is H and device is not in reset state (\overline{RST} is H), LVPE504 performs RX.Detect on all its 4 channels indefinitely until remote termination is detected on at least one channel. When termination is detected on \geq 1 CH, RX.Detect cycle is limited to 5 more tries on the other channels. At the end of 5th try those channels which failed to detect remote termination will be turned off to save power and their Rx termination is set to $Z_{RX-HIGH}$. In the event device detects only three channels, all four channels are enabled.

Automatic Rx detection feature on all four channels can be forced off by driving EN_RXD low. In this state all four channels input termination are set to Z_{RX_DC} .

Standby Mode

This is low power state triggered by $\overline{RST} = L$. In standby mode receiver termination resistor for each of the four channels is switched to $Z_{RX-HIGH}$ of >50 k Ω and transmitters are pulled to Hi-Z state. Device power is reduced to <10mW (TYP). To get device out of standby mode \overline{RST} is toggled L-H.

Electrical Idle Support

A link is in an electrical idle state when the TX \pm voltage is held at a steady constant value like the common mode voltage. LVPE504 detects an electrical idle state when RX \pm input voltage of the associated channel falls below V_{EID_TH} min and stays in this state for at least 20ns. After detection of an electrical idle state in a given channel the device asserts electrical idle state in its corresponding TX. When RX \pm voltage exceeds V_{EID_TH} max, normal operation is restored and output start passing input signal. Electrical idle exit and entry time is specified at < 8 ns (MAX).

Electrical idle support is independent for each channel, however to lower active power it is possible to slave electrical idle function from channel 1 to CH2-CH4. This mode is selected by driving PS2 to H.

Power Save Features

Device supports three power save modes as below:

1. Standby Mode

This mode can be enabled from any state (Rx detect or active) by driving \overline{RST} L. In this state all 4 channels have their termination set to $Z_{RX-HIGH}$ and outputs are at Hi-Z. Device power is 10mW (MAX).

2. Auto Low Power Mode

This mode is enabled when PS1 pin is tied H and device has been in active mode, i.e., past Rx detect state for >250ms (TYP). In this mode anytime Vin_{diff_p-p} falls below selected V_{EID_TH} for a *given channel* and stays below V_{EID_TH} for >1µs, the associated CH enters auto low power (ALP) mode where power/CH is reduced by >80% of normal operating power/CH. A CH will exit ALP mode whenever Vin_{diff_p-p} exceeds max V_{EID_TH} for that channel. Exit latency from ALP state is 30ns max. To use this mode link latency will need to account for the ALP exit time for N_FTS. ALP mode is handled by each channel independently based on its input differential signal level, unless slave mode is activated (PS2=H) when CH1 controls SQ detect of other channels based on its signal level.

3. Slave Power Mode

This mode is activated by driving PS2 high. Under normal operation squelch detection is handled by each channel independently. In slave mode SQ detection for CH2, CH3 and CH4 are turned off and squelch function is slaved to that of CH1. By turning off squelch detection circuitry for three of the four channels device saves power. To use this feature user must ensure all channels operate simultaneously

Product Folder Link(s): SN65LVPE504


www.ti.com SLLSE46 -SEPTEMBER 2010


Squelch Control

Controls electrical idle detect threshold level. Three levels are supported as shown in Table 1.

Beacon Support

With its broadband design, the SN65LVPE504 supports low frequency Beacon signal (as defined by PCIe 2.1 spec) used to indicate wake-up event to the system by a downstream device when in L2 power state. All requirements for a beacon signal as specified in PCI Express specification 2.1 must be met for device to pass beacon signals.





Backplane

Figure 2. LVPE504 Typical Applications



DEVICE INFORMATION




Figure 3. Flow-Through Pin-Out

PIN FUNCTIONS

PIN I/O TYPE			DESCRIPTION						
NO.	NAME	//OTTPE	DESCRIPTION						
HIGH SPEED	DIFFERENTIA	L I/O PINS							
3	RX1+								
4	RX1-								
6	RX2+								
7	RX2-	LOM	Non-inverting and inverting CML differential input for CH 1 and CH 4. These pins are tied to an internal voltage						
11	RX3+	I, CML	bias by dual termination resistor circuit						
12	RX3-								
14	RX4+								
15	RX4-								
36	TX1+								
35	TX1-	O CMI	Non-inverting and inverting CML differential output for CH 1 and CH 4. These pins are internally tied to voltage						
33	TX2+	O, CML	bias by termination resistors						
32	TX2-								

Submit Documentation Feedback



www.ti.com SLLSE46 -SEPTEMBER 2010

PIN FUNCTIONS (continued)

PIN		1/0 TVDE	DECORIDED						
NO.	NAME	I/O TYPE	DESCRIPTION						
HIGH SPEED DI	FFERENTIA	L I/O PINS (co	ontinued)						
28	TX3+								
27	TX3-	O CMI	Non-inverting and inverting CML differential output for CH 1 and CH 4. These pins are internally tied to voltage						
25	TX4+	O, CML	bias by termination resistors						
24	TX4-								
DEVICE CONTR	OL PIN								
40	EN_RXD	I, LVCMOS	Sets device operation modes per Table 1. Internally pulled to VCC						
42	PS2	I, LVCMOS	Tying pin to VCC slaves CH2-4 electrical idle and Rx.Detect function to CH1. Internally pulled to GND						
18	PS1	I, LVCMOS	Select auto-low power save mode per Table 1. Internally pulled to GND						
20	SQ_TH ⁽¹⁾	I, LVCMOS	Squelch threshold level select pin for electrical idle detect per Table 1 Internally pulled to VCC/2						
39	RST	I, LVCMOS	Reset device, input active Low. Internally pulled to VCC						
SIGNAL CONDI	TIONING PIN	IS ⁽¹⁾							
21	DE	I, LVCMOS	Selects de-emphasis settings for CH 1-CH 4 per Table 1. Internally pulled to Vcc/2						
19	EQ	I, LVCMOS	Selects equalization settings for CH 1-CH 4 per Table 1. Internally pulled to Vcc/2						
41	OS	I, LVCMOS	Selects output amplitude for CH 1-CH 4 per Table 1. Internally pulled to Vcc/2						
POWER PINS		·							
1,9,17,22,30,38	VCC	Power	Positive supply should be 3.3V ± 10%						
5,8,10,13, 26,29,31,34û	GND	Power	Supply ground						

⁽¹⁾ Internally biased to Vcc/2 with >200k Ω pull-up/pull-down. When 3-state pins are left as NC, board leakage at the pin pad must be < 1 μ A otherwise drive to Vcc/2 to assert mid-level state.

Table 1. Control Pin Settings

			Table 1. Col	itroi Pin Settings					
OU	TPUT SWING (CH1-CH4) at 5Gb	ops	SQUELCH	THRESHOLD (CH1-CH4)				
os TRANSI		TRANSITION B (TYP r		SQ_TH	MIN DIFFERENTIAL INPUT (CH1-CH4)				
0 80 NC (<i>default</i>) 92			00	0	47 mVpp				
			29	NC (<i>default</i>)	61 mVpp				
1		10-	47	1	83 mVpp				
OUTPU	IT DE-EMPHAS	SIS (CH1-CH4) at	5Gbps	INPUT EQ	UALIZATION (CH1-CH4)				
DE	OS = NC	OS = 0	OS = 1	EQ	Equalization dB (at 5Gbps)				
NC (<i>default</i>)	-3.4dB	-2.1dB	-4.6dB	0	0				
0	−6.2dB	-4.9dB	-7.2dB	NC	7 (default)				
1	-10.3dB	-9.2dB	-11dB	1	15				
	EN	I_RXD	DE	VICE FUNCTION					
		0	Set input termination to Rx_DC						
		1	Perform Rx det	Perform Rx detect after power up					
	j	RST	DE	DEVICE FUNCTION					
		0	Device in stand	lby state, inputs set to Hi-Z					
		1	Device in active	e mode					
		PS1	DE	VICE FUNCTION					
		0	Auto-low power	r mode disabled (<i>default</i>)					
		1	Auto-low power mode enabled						
		PS2	DE	VICE FUNCTION					
		0	Electrical Idle a	Electrical Idle and Rx Detect independent for CH1-CH4 (default)					
		1	CH2-CH4 Elect	rical Idle and Rx Detect slave	d to CH1				



ORDERING INFORMATION(1)

PART NUMBER	PART MARKING	PACKAGE
SN65LVPE504RUAR	LVPE504	42-pin RUA Reel (large)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		VALUE	UNIT		
Supply voltage range (2)	V _{CC}	-0.5 to 4	V		
Voltage renge	Differential I/O Control I/O Human body model (3)	-0.5 to 4			
voltage range	Control I/O	-0.5 to VCC + 0.5	V		
	Human body model ⁽³⁾	±6000	V		
Electrostatic discharge	Charged-device model (4)	±1000	V		
	Machine model ⁽⁵⁾	±200	V		
Continuous power dissipation	on .	See Thermal Table	See Thermal Table		

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values, except differential voltages, are with respect to network ground terminal.
- Tested in accordance with JEDEC Standard 22, Test Method A114-B Tested in accordance with JEDEC Standard 22, Test Method C101-A
- Tested in accordance with JEDEC Standard 22, Test Method A115-A

THERMAL INFORMATION

	THERMAL METRIC	SN65LVPE504	LINUTO
	Junction-to-case (top) thermal resistance	TQFN (42 PINS)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	30	
θ_{JCtop}	Junction-to-case (top) thermal resistance	12	
θ_{JB}	Junction-to-board thermal resistance	10	°C/M
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	9	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	4.7	

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNITS
V _{CC}	Supply voltage	3	3.3	3.6	V
C _{COUPLING}	AC Coupling capacitor	75		200	nF
	Operating free-air temperature	-40		85	°C

Product Folder Link(s): SN65LVPE504

www.ti.com SLLSE46 -SEPTEMBER 2010

ELECTRICAL CHARACTERISTICS

under recommended operating conditions

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS		
DEVICE PARAM	IETERS				l.			
I _{cc}		RST, DEx, EQx, OS = NC, EN_RXD = NC, K28.5 pattern at 5 Gbps, VID = 1000mVp-p		174	190			
ICC _{Slave}		$\begin{split} \text{PS2} &= \text{Vcc}; \overline{\text{RST}}, \text{DEx}, \text{EQx}, \text{OS} = \text{NC}, \\ \text{EN_RXD} &= \text{NC}, \text{K28.5 pattern at 5 Gbps}, \\ \text{V}_{\text{ID}} &= 1000 \text{mV}_{\text{p-p}} \end{split}$						
ICC _{ALP}	Supply current	When auto-low power conditions are met, $PS1 = V_{CC}$		27	32	mA		
ICC _{ALP _Slave}		PS1, PS2 = VCC and link in EID state		14	18			
ICC _{NO_CONNECT}		EN_RXD = 1 No termination detected on any CH		2.5				
ICC _{stdby}		RST = GND			0.1			
	Maximum data rate				5	Gbps		
AutoLP _{ENTRY}	Auto low power entry time	Electrical idle at input, Refer to Figure 7		1		μs		
AutoLP _{EXIT}	Auto low power exit time	After first signal activity, Refer to Figure 7			30	ns		
t _{ENB}	Device enable time	$\overline{\text{RST}} \ 0 \to 1$		5	50	μs		
t _{DIS}	Device disable time	$\overline{RST}\ 1 \to 0$		0.1	2	μs		
T _{RX.Detect}	Rx.Detect start event	EN_RXD = 1, Time to start Rx Detect after power up		6		μs		
CONTROL LOG	IC							
V _{IH}	High level Input Voltage		1.4		Vcc	V		
V _{IL}	Low Level Input Voltage		-0.3		0.5	V		
V_{HYS}	Input Hysteresis			150		mV		
	High Loyal Input Current	OS, EQ, DE, SQ_TH, PS1, PS2 = V _{CC}			30 µA			
Iн	High Level Input Current	EN_RXD , $\overline{RST} = V_{CC}$			1 47			
L.	Low Level Input Current	PS1, PS2 = GND	-1			μA		
I _{IL}	Low Level Input Current	OS, EQ, DE, SQ_TH, EN_RXD, \overline{RST} = GND	-30			μΑ		
RECEIVER AC/	OC .							
Vin _{diff_p-p}	RX1-RX4 Input voltage swing	AC coupled differential signal (5Gbps)	100		1200	mVp-p		
T _{RX_TJ}	Max Rx total timing error	At device pin (5Gbps)			0.4	UI		
T _{RX_DJ}	Max Rx deterministic timing error	At device pin (5Gbps)			0.3	UI		
V _{CM_RX}	RX1-RX4 Common mode voltage		0		3.6	V		
Vin _{COM_P}	RX1-RX4 AC peak common mode voltage				150	mVP		
Z _{RX_DC}	DC single ended impedance		40	55	60	Ω		
Z _{RX_Diff}	DC Differential input impedance		80	98	120	Ω		
Z_{RX_High}	DC Input high impedance	Device in standby mode. Rx termination not powered measured with respect to GND over 200 mV max	50	75		kΩ		
		Measured at receiver pin: SQ_TH = NC		61				
V _{EID_TH}	Electrical idle detect threshold	SQ_TH = 1	58	83	107	mVpp		
		SQ_TH = 0		47		1		
DI	Differential nations land	50 MHz – 1.25 GHz	10	15		, ID		
RL _{RX-DIFF}	Differential return loss	1.25 GHz – 2.5 GHz	8	11		dB		
RL _{RX-CM}	Common mode return loss	50 MHz – 2.5 GHz	9	14		dB		



ELECTRICAL CHARACTERISTICS (continued)

	ended operating conditions PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
TRANSMITTER		COMDITIONS	IVITIN	IIF	MIMA	ONITO
IKANSMITTER	AC/DC	RL = $100\Omega \pm 1\%$, OS = NC, transition Bit	966	929	1031	
		RL = $100\Omega \pm 1\%$, OS = NC, transition Bit RL = $100\Omega \pm 1\%$, OS = GND transition Bit	866		1031	
		· · · · · · · · · · · · · · · · · · ·		800		
V _{TXDIFF_P-P}	Differential peak-to-peak	RL = $100\Omega \pm 1\%$ OS = VCC transition Bit		1047		mV
V IXDIFF_P-P	output voltage	RL = $100\Omega \pm 1\%$, DE=NC, OS = 0,1,NC on-transition bit		620		IIIV
		RL = $100\Omega \pm 1\%$, DE=OS = 0,1,NC on-transition bit		456		
		RL = $100\Omega \pm 1\%$, DE=OS = 0,1,NC on-transition bit		288		
		OS NG (Figure 0) for OS 1 and NG age	-3.0	-3.4	-4.0	
	De-emphasis level	OS = NC (Figure 9) for OS = 1 and NC see Table 1)	-5.5	-6.2	-6.5	dB
		,	-9.0	-10.3	-10.6	
T_DE	De-emphasis width	At 5 Gbps		0.9		UI
Z_{TX_diff}	DC Differential impedance	Defined during signaling	80	100	120	Ω
DI	Differential vature lass	f = 50 MHz – 1.25 GHz	10	20		٩D
RL_{diff_TX}	Differential return loss	f = 1.25 GHz – 2.5 GHz	8	13		dB
RL _{CM TX}	Common mode return loss	f = 50 MHz - 2.5 GHz	6	12		dB
I _{TX_SC}	TX short circuit current	TX± shorted to GND		44	90	mA
V _{TX_CM_DC}	Transmitter DC common-mode voltage	Allowed DC CM voltage at TX pins		1.8	2.2	V
V _{TX_CM_AC2}	TX AC common mode voltage at Gen II speed	$Max(V_{d+} + V_{d-})/2 - Min(V_{d+} + V_{d-})/2$		30	100	mVpp
V _{TX_CM_AC1}	TX AC common mode voltage at Gen I speed	$RMS(V_{d+} + V_{d-})/2 - DC_{AVG}(V_{d+} + V_{d-})/2$		3	20	mV
V _{TX_CM_DeltaL0} -	Absolute Delta DC CM voltage during active and idle states	V _{TX_CM_DC [L0]} - VTX_CM_DC [L0 _s]	0		100	mV
V _{TX_CM-DC-Line-} Delta	Absolute delta of DC CM voltage between D+ and D-	V _{TX_CM_DC-D+} [L0] = V _{TX_CM_DC-D-} [L0]	0		25	mV
V _{TX_idle_diff-AC-p}	Electrical idle differential peak output voltage	V _{TX-Idle-D+} - V _{TX-Idle-D-} , LP filtered to remove any DC component	0	1	20	mVpp
V _{TX_idle_diff-DC}	DC electrical idle differential output voltage	V _{TX_idle-D+} - V _{TX_idle-D-} , LP filtered to remove any AC component		1.9		mV
V _{detect}	Voltage change to allow receiver detect	Positive voltage to sense receiver			600	mV
t_R, t_F	Output rise/fall time	De-Emphasis = 0 dB, OS = NC (CH 0 and CH 1) 20%-80% of differential voltage at the output	30	55	70	ps
t _{RF_MM}	Output rise/fall time mismatch	De-Emphasis = 0dB, OS = NC (CH 0 and CH 1) 20%-80% of differential voltage at the output			20	ps
T _{diff_LH} , T _{diff_HL}	Differential propagation delay	De-Emphasis = 0dB (CH 0 and CH 1). Propagation delay between 50% level at input and output		280	350	ps
T _{INTRA_SKEW}	Output skew (same lane)	5 Gbps			15	ps
T _{INTER_SKEW}	Lane to lane skew	5 Gbps	-25		25	ps
t _{idleEntry} , t _{idleExit}	Idle entry and exit times	See Figure 5			8	ns
T _{tx_EID_min}	Minimum time in EID		20			ns
	ION AT GEN II SPEED	,				
TX _{DJ} ⁽¹⁾		At point A1 in Figure 8, EQ/DE=NC, OS=HIGH		25	60	
20	Residual deterministic jitter	At point A2 in Figure 8, EQ/DE=NC, OS=LOW		26	60	ps p-p
	. 1351adai aoto//ilililollo jittol	At point B in Figure 8, EQ/DE=NC, OS=HIGH		27	60	P0 P P
TX _{RJ}	Residual random jitter	D24.3 pattern at point A1/A2/B in Figure 8		۱ ـ	0.1	psrms
'^KJ	rtosiduai randoni jillei	DZT.0 pattorn at point A I/AZ/D III Figure 0			U. I	Patitio

⁽¹⁾ Refer to Figure 8 with ±K28.5 pattern, -3.5dB DE from source AWG

Product Folder Link(s): SN65LVPE504

www.ti.com SLLSE46 -SEPTEMBER 2010




Figure 4. Propagation Delay




Figure 5. Idle Mode Exit and Entry Delay




Figure 6. Output Rise and Fall Times




Figure 7. Auto Low Power Mode Timing (when enabled)






Figure 8. Jitter Measurement Setup




Figure 9. Output De-Emphasis Levels

Submit Documentation Feedback


SLLSE46 -SEPTEMBER 2010 www.ti.com

TYPICAL CHARACTERISTICS

TYPICAL EYE DIAGRAM AND PERFORMANCE CURVES


- Input Signal Characteristics VID = 1000mVpp, DE = -3.5 dB, Pattern = K28.5
- Device Operating Conditions: VCC = 3.3 V, Temp = 25°C
- All trace are 4 mils
- PCIe Gen I and Gen II compliance mask shown

AT GEN II SPEED




Input Trace = 4", Output Trace = 8" EQ = 0 dB, OS = 833 mVpp, DE = -1.9 dB

Figure 10.




Input Trace = 4", Output Trace = 16" EQ = 0 dB, OS = 1166 mVpp, DE = -4.9 dB

Figure 11.



Input Trace = 4", Output Trace = 28" EQ = 0 dB, OS = 1166 mVpp, DE = -7.4 dB


Figure 12.



Input Trace = 16", Output Trace = 4" EQ = 0 dB, OS = 833 mVpp, DE = -1.9 dB


Figure 13.

TYPICAL CHARACTERISTICS (continued)




Input Trace = 28", Output Trace = 4" EQ = 7 dB, OS = 833 mVpp, DE = -1.9 dB

Figure 14.




Input Trace = 36", Output Trace = 4" EQ = 7 dB, OS = 833 mVpp, DE = -1.9 dB

Figure 15.




Input Trace = 48", Output Trace = 4" EQ = 15 dB, OS = 833 mVpp, DE = -1.9 dB **Figure 16.**

AT GEN I SPEED



Input Trace = 4", Output Trace = 8" EQ = 7 dB, OS = 833 mVpp, DE = -1.9 dB

Figure 17.




Input Trace = 4", Output Trace = 16" EQ = 7 dB, OS = 1166 mVpp, DE = -4.9 dB

Figure 18.


www.ti.com SLLSE46 -SEPTEMBER 2010

TYPICAL CHARACTERISTICS (continued)




Input Trace = 4", Output Trace = 28" EQ = 7 dB, OS = 1166 mVpp, DE = -7.4 dB

Figure 19.




Input Trace = 16", Output Trace = 4" EQ = 7 dB, OS = 833 mVpp, DE = -1.9 dB

Figure 20.




Input Trace = 28", Output Trace = 4" EQ = 15 dB, OS = 833 mVpp, DE = -1.9 dB

Figure 21.



Input Trace = 36", Output Trace = 4" EQ = 15 dB, OS = 833 mVpp, DE = -1.9 dB

Figure 22.



Input Trace = 48", Output Trace = 4" EQ = 15 dB, OS = 833 mVpp, DE = -1.9 dBFigure 23.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN65LVPE504RUAR	ACTIVE	WQFN	RUA	42	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVPE504	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ĺ	SN65LVPE504RUAR	WQFN	RUA	42	3000	330.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN6	5LVPE504RUAR	WQFN	RUA	42	3000	356.0	356.0	35.0

9 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated