

# **9XXX Series**


# INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	9000 (U.L.) HIGH/LOW	, , , , , , , , , , , , , , , , , , , ,		9022 (U.L.) HIGH/LOW
JK	JK Input	3.0/2.0	3.0/2.0	6.0/4.0	6.0/4.0
$J_{n_i}$ $K_{n_i}$ $J_{n_i}$ $\overline{K}_{n_i}$	Data Inputs	1.5/1.0	1.5/1.0	1.5/1.0	1.5/1.0
CP C <sub>D</sub>	Clock Pulse Input	1.5/1.0	1.5/1.0	3.0/2.0	3.0/2.0
	Direct Clear Input	4.0/2.7	4.0/2.7	4.0/2.7	4.0/2.7
S <sub>D</sub> _	Direct Set Input	4.0/2.7	4.0/2.7		4.0/2.7
Q, Q	Outputs	30/8.8	30/8.8	30/8.8	30/8.8
		(7.8)	(7.8)	(7.8)	(7.8)

# **LOGIC SYMBOLS**



9000




Vcc = Pin 14 GND = Pin 7

9020

Vcc = Pin 16 GND = Pin 8

# 9001



Vcc = Pin 14 GND = Pin 7

# 9022

V<sub>CC</sub> = Pin 16 GND = Pin 8

# **ASYNCHRONOUS OPERATION**

INF	UTS	OUTPUTS					
SD	C̄D	Q	ā				
L L	L H	H	H				
ΙΙ	L H		H HRONOUS CONTROL				

H = HIGH Voltage Level L = LOW Voltage Level

# SYNCHRONOUS OPERATION

В	FORE (	AFTER	CLOCK		
OU	TPUTS	IN	PUTS		PUTS
Q	ā	J	Κ	œ	ā
L	Н	L*	Х	L	Н
L	Н	H*	Х	Н	L
Н	L	Х	L*	Н	L
н	L	Х	H*	L	н

L\* = Input does not go HIGH at any time while the clock is

X = Immaterial

 $H^{\star}=$  Input is HIGH at some time while the clock is LOW.

**FUNCTIONAL DESCRIPTION** — The TTL 9000 series has four flip-flops to satisfy the storage requirements of a logic system. All are master/slave JK designs and have the same high speed and high noise immunity as the rest of the 9000 series. As with the gates, all inputs have diode clamps to reduce ringing caused by long lines and impedance mismatches.

The JK type flip-flop was chosen for all flip-flop elements in this family because of its inherent logic power. The input function required to produce a given sequence of states for a JK flip-flop will, in general, contain more "don't care" conditions than the corresponding function for an RS flip-flop. These additional "don't care" conditions will, in most cases, reduce the amount of gating elements required to implement the input function.

The master/slave design offers the advantage of a dc threshold on the clock input initiating the transition of the outputs, so that careful control of clock pulse rise and fall times is not required.

Data is accepted by the master while the clock is in the LOW state. Refer to the truth tables for definition of HIGH and LOW data. Transfer from the master to the slave occurs on the LOW-to-HIGH transition of the clock. When the clock is HIGH, the J and K inputs are inhibited.

A joint (JK) input is provided for all flip-flops in this family. The common input removes the necessity of gating the clock signal with an external gate in many applications. This not only reduces package count, but also reduces the possibility of clock skew problems, since with internal gating provided, all flip-flops may be driven from a common clock line. Several TTL drivers may be used in parallel to drive this common clock line if the load exceeds the fan-out capability of the 9009 buffer.

The asynchronous inputs provide ability to control the state of the flip-flop independent of static conditions of the clock and synchronous inputs. Both asynchronous set and clear are provided on all flip-flops except the 9020, which because of a logic trade-off has only clear inputs. The set or clear pin being LOW absolutely guarantees that one output will be HIGH, but if opposing data is present at the synchronous inputs and the flip-flop is clocked, the LOW output may momentarily spike HIGH synchronous with a positive transition of the clock. If the LOW output of the flip-flop is connected to other flip-flop inputs clocked from the same line, the spike will be masked by the clock. If the clock is suspended during the time when the asynchronous inputs are activated, no spike will occur. When the spikes can cause problems, a simple solution is to common the joint JK inputs with the synchronous set or reset signal.

Synchronous Operation — The truth table defines the next state of the flip-flop after a LOW-to-HIGH transition of the clock pulse. The next state is a function of the present state and the J and K inputs as shown in the table. The J and K inputs in the table refer to the basic flip-flop J and K inputs as indicated on the logic symbols. These internal inputs are for every flip-flop the result of a logic operation on the external J and K inputs. This operation is represented symbolically by AND gates in the logic symbol for each flip-flop. Logic symbols are in accordance with MIL Standard 806B.

The L\* symbol in the J and K input column is defined as meaning that input does not go HIGH at any time while the clock is LOW.

The H\* symbol in the J or K input column is defined as meaning that the **input is HIGH at some time while the clock is LOW.** 

The X symbol indicates that the condition of that input has no effect on the next state of the flip-flop.

The H and L symbols refer to steady state HIGH and LOW voltage levels, respectively.

**Unused Inputs** — The 9001, 9020 and 9022 all have active level LOW synchronous inputs. When not in use they must be grounded. All other unused inputs, including asynchronous, should be tied HIGH for maximum operating speed.

# **9XXX Series**

SYMBOL	PARAMETER	0°C		25°C		75°C		UNITS	CONDITIONS
		Min	Max	Min	Max	Min	Max		CONDITIONS
ViH	Input HIGH Voltage	1.9		1.8		1.6		٧	Guaranteed Input HIGH Threshold
VIL	Input LOW Voltage		0.85		0.85		0.85	<b>v</b>	Guaranteed Input LOW Threshold
Vol	Output LOW Voltage		0.45		0.45		0.45	٧	V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 14.1 mA V <sub>CC</sub> = 5.25 V, I <sub>OL</sub> = 16 mA
	Input LOW Current All J, K Inputs CP Inputs 9000, 9001 JK Inputs 9000, 9001 CP Inputs 9020, 9022 JK inputs 9020, 9022 SD, CD (all Flip-flops)	-	1.60 3.20 6.40 4.32		-1.60 -3.20 -6.40 -4.32		-1.60 -3.20 -6.40 -4.32	mA	V <sub>CC</sub> = 5.25 V V <sub>IN</sub> = 0.45 V 5.25 V on Other Inputs
liL	Input LOW Current All J, K Inputs CP Inputs 9000, 9001 JK Inputs 9000, 9021 CP Inputs 9020, 9022 JK Inputs 9020, 9022 SD, CD (all Flip-flops)		1.41 2.82 5.64 3.78		-1.41 -2.82 -5.64 -3.78		-1.41 -2.82 -5.64 -3.78	mA	V <sub>CC</sub> = 4.75 V V <sub>IN</sub> = 0.45 V 5.25 V on Other Inputs
cc	Power Supply Current 9000 9001 9020, 9022 each Flip-flop		28 33 30		28 33 30		28 33 30	mA	S <sub>D</sub> at Gnd S <sub>D</sub> at Gnd C <sub>D1</sub> , C <sub>D2</sub> at Gr

# DC AND AC CHARACTERISTICS OVER MILITARY TEMPERATURE RANGE: $V_{CC} = +5.0 \text{ V} \pm 10\%$

SYMBOL	PARAMETER	-5	-55°C 25°C		-55°C 25°C		-55°C 25°		25°C 125°C		125°C		CONDITIONS
		Min	Max	Min	Мах	Min	Max	UNITS	CONDITIONS				
ViH	Input HIGH Voltage	2.0	·	1.7		1.4	-	٧	Guaranteed Input HIGH Threshold				
VIL	Input LOW Voltage		0.8		0.9		0.8	٧	Guaranteed Input LOW Threshold				
VoL	Output LOW Voltage		0.4		0.4		0.4	٧	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12.4 mA V <sub>CC</sub> = 5.5 V, I <sub>OL</sub> = 16 mA				

SYMBOL	PARAMETER	-5	-55°C		25°C		5°C	UNITS	CONDITIONS
		Min	Max	Min	Max	Min	Max	UNITS	CONDITIONS
l <sub>IL</sub> _	Input LOW Current All J, K Inputs CP Inputs 9000, 9001 JK Inputs 9000, 9001 CP Inputs 9020, 9022		-1.60 -3.20		-1.60 -3.20		-1.60 -3.20	mA	V <sub>CC</sub> = 5.5 V V <sub>IN</sub> = 4.5 V 5.5 V on
	JK Inputs 9020, 9022 Sp. Cp (all Flip-flops)		-6.40 -4.32		-6.40 -4.32		-6.40 -4.32		Other Inputs
	Input LOW Current All J, K Inputs CP Inputs 9000, 9001		-1.24		-1.24		-1.24		V 4.5.V
	JK Inputs 9000, 9001 CP Inputs 9020, 9022		-2.48		-2.48		-2.48	mA	V <sub>CC</sub> = 4.5 V V <sub>IN</sub> = 0.4 V 5.5 V on
	JK Inputs 9020, 9022 SD, CD (all Flip-flops)		-4.96 -3.35		-4.96 -3.75		-4.96 -3.35		Other Inputs
lcc	Power Supply Current 9000 9001 9020, 9022 each Flip-flop		24 28 27		24 28 27		24 28 27	mA	S <sub>D</sub> at Gnd S <sub>D</sub> at Gnd C <sub>D1</sub> , C <sub>D2</sub> , at Gn

# **SWITCHING CHARACTERISTICS** ( $T_A = 25^{\circ}$ C, $V_{CC} = 5.0$ V, $C_L = C_1 = 15$ pF of all flip-flops unless otherwise noted)

SYMBOL	PARAMETER				LIM	IITS	UNITS	CONDITIONS	
	·					Max	OMITS	CONDITIONS	
tpLH	Clock to Output	put				20 20	ns		
tphL	Clock to Output Sp or Cp to Out					30 35	ns	Figs. a, b, c	
	J, K or JK	9000XM 9000XC 9001XM, 9020XM, 9022XM 9001XC, 9020XC, 9022XC			30 35		ns	Figs. a, c	
<b>t</b> setup	J or K Data Entr				10 15 17		ns	Figs. a, b, c	
	J, K or JK			9000 only		10	ns	Figs. a, c	
trelease	J or K Data Entr	y	9001, 9020, 9022			1.0 4.0	ns	Figs. a, b, c	
Pulse		9000		Negative	2:	0* 5*	ns	Figs. a, c	
Widths	Clock SD or CD	9001, 9	020, 022	Positive Negative Negative		0* 0* 5*	ns	Figs. a, b, c	
Toggle Frequency			9000 only		0*	MHz	Figs. a, c		
			9001, 9020, 9022	50	D*	MHz	Figs. a, b, c		


<sup>\*</sup>Typical Value

## **SWITCHING TEST NOTES**

### tplH and tpHL

- 1. VJK should be kept at the HIGH level when performing tplH/tpHL test.
- 2. Drive the clock pulse input with a suitable pulse source, tplh and tphl delays are as defined in the waveforms.

# RECOMMENDED INPUT PULSE SOURCES



DTL9932 gates with adjustable capacitors connected from extender inputs to ground make suitable delay elements.

## tsetup

- t<sub>setup</sub> is defined as the minimum time required for a HIGH to be present at a synchronous logic input at any time during the LOW state of the clock in order for the flip-flop to respond to the data.
- The test for t<sub>Setup</sub> is performed by adjusting the timing relationship between the V<sub>CP</sub> and V<sub>JK</sub> inputs to the t<sub>Setup</sub> minimum value. A device that passes the test will have the output waveform shown. The output of a device that does not pass the t<sub>Setup</sub> test will remain at a static logic level (no switching will occur).

### trelease

- trelease is defined as the maximum time allowed for a HIGH to be present at a synchronous logic input at any time during the LOW state of the clock and not be recognized.
- 2. The test for t<sub>release</sub> is performed by adjusting the timing relationship between V<sub>CP</sub> and V<sub>JK</sub> to the t<sub>release</sub> maximum value. The outputs of devices that pass will remain at static logic levels. In order to check both J and K sides of the flip-flop it is necessary to perform the test with the flip-flop in each of its two possible states, i.e., set and clear. This can be accomplished by making use of the appropriate direct inputs to establish the state before a test. The outputs of devices that do not pass the t<sub>release</sub> test will exhibit pulses instead of static levels.

# **SWITCHING TEST CIRCUITS** 9000/9001 9020/9022 Q 9000 13 10 12 <u>오</u>9001 11 누다 누다 ᄄᅷᅂ Fig. a Fig. b Vcc = Pin 5.0 V $\textrm{R}=\textrm{2.0 k}\Omega$ $C_{I} = C_{L} = 15 \text{ pF}$ including probe and jig capacitance **WAVEFORM** - ISETUP OR TRELEASE **V**CP **V**OUT Fig. c