

CYDMX256A16/CYDMX256B16 CYDMX128A16/CYDMX128B16 CYDMX064A16/CYDMX064B16


16K/8K/4K × 16 MoBL[®] ADM Asynchronous Dual-Port Static RAM

Features

- True dual-ported memory block that allow simultaneous independent access
 - □ One port with dedicated time multiplexed address and data (ADM) interface
 - One port configurable to standard SRAM or time multiplexed address and data interface
- 16 K/8 K/4 K × 16 memory configuration
- High speed access
 - ☐ 65 ns or 90 ns ADM interface
 - □ 40 ns or 60 ns standard SRAM interface
- Fully asynchronous operation
- Port independent 1.8 V, 2.5 V, and 3.0 V IOs

- Ultra low operating power
 - □ Active: I_{CC} = 15 mA (typical) at 90 ns
 - □ Active: I_{CC} = 25 mA (typical) at 65 ns
- □ Standby: $I_{SB3} = 2 μA$ (typical)
- Port independent power-down
- On-chip arbitration logic
- Mailbox interrupt for port to port communication
- Input Read and Output Drive registers
- Upper byte and lower byte control
- Small package: 6 × 6 mm, 100-ball Pb-free BGA
- Industrial temperature range

Block Diagram



Notes

1. A13-A0 for CYDMX256A16 and CYDMX256B16; A12-A0 for CYDMX128A16 and CYDMX128B16; and A11-A0 for CYDMX064A16 and CYDMX064B16.

IRR1 and IRR2 not available for CYDMX256A16 and CYDMX256B16.

CYDMX256A16/CYDMX256B16 CYDMX128A16/CYDMX128B16 CYDMX064A16/CYDMX064B16



Contents


| Pin Configurations | 3 |
|--|----|
| Pin Definitions | |
| Functional Description | 4 |
| Power Supply | 4 |
| ADM Interface Read or Write Operation | 4 |
| Standard SRAM Interface Read | |
| or Write Operation | 5 |
| Byte Select Operation | |
| Chip Select Operation | 5 |
| Output Enable Operation | 5 |
| Mailbox Interrupts | 5 |
| Arbitration Logic | 5 |
| Input Read Register | 5 |
| Output Drive Register | 5 |
| Architecture | |
| Maximum Ratings | |
| Operating Range | |
| Electrical Characteristics for VCC = 1.8 V | |
| Electrical Characteristics for VCC = 2.5 V | 10 |
| Electrical Characteristics for 3.0 V | |
| Capacitance | 12 |
| AC Test Loads and Waveforms | 12 |

| Switching Characteristics for VCC = 1.8 V | 13 |
|---|----|
| Switching Waveforms | 16 |
| Ordering Information | 22 |
| 16K × 16 MoBL ADM | |
| Asynchronous Dual-Port SRAM | 22 |
| 8K × 16 MoBL ADM | |
| Asynchronous Dual-Port SRAM | 22 |
| 4K × 16 MoBL ADM | |
| Asynchronous Dual-Port SRAM | 22 |
| Ordering Code Definitions | |
| Package Diagram | |
| Acronyms | |
| Document Conventions | 24 |
| Units of Measure | 24 |
| Document History Page | 25 |
| Sales, Solutions, and Legal Information | |
| Worldwide Sales and Design Support | |
| Products | |
| PSoC® Solutions | |
| Cypress Developer Community | |
| Technical Support | 00 |



Pin Configurations

Figure 1. 100-ball BGA pinout (Top View)



Notes

- 3. This pin is A13 for CYDMX256A16 and CYDMX256B16.
- 4. This pin is DNU for CYDMX064A16 and CYDMX064B16.
- 5. This pin is DNU for CYDMX256A16 and CYDMX256B16.
- 6. DNU pins are "do not use" pins. No trace or power component can be connected to these pins.



Pin Definitions

| Left Port | Right Port | Description | | | | | | |
|------------|------------|--|--|--|--|--|--|--|
| CS#L | CS#R | Chip select | | | | | | |
| WE#L | WE#R | Read/Write Enable | | | | | | |
| OE#L | OE#R | Output Enable | | | | | | |
| | A0-A13 | Address (A0-A11 for 4K device; A0-A12 for 8K device; A0-A13 for 16K device) | | | | | | |
| | MSEL | Right port interface mode select (0: Standard SRAM; 1: Address/Data Mux) | | | | | | |
| IOL0-IOL15 | IOR0-IOR15 | Address/Data Bus Input/Output | | | | | | |
| ADV#L | ADV#R | Address Latch Enable; ADV#R only use when R-port is in ADM mode | | | | | | |
| UB#L | UB#R | Upper byte select (IO8–IO15) | | | | | | |
| LB#L | LB#R | Lower byte select (IO0–IO7) | | | | | | |
| INT#L | INT#R | Interrupt Flag | | | | | | |
| BUSY#L | BUSY#R | Busy Flag | | | | | | |
| SFE | EN# | Special Function Enable Signal | | | | | | |
| IRR0 | -IRR1 | Input signals for input read registers for CYDMX128A16, CYDMX128B16, CYDMX064A16 and CYDMX064B16; IRR0 is DNU and IRR1 is A13 for CYDMX256A16 and CYDMX256B16. | | | | | | |
| ODR0 | -ODR4 | Output signals for output drive registers; These are open drained outputs. | | | | | | |
| V | CC | Core power supply | | | | | | |
| GI | ND | Ground | | | | | | |
| VDE | DIOL | Left port IO power supply | | | | | | |
| VDD | OIOR | Right port IO power supply | | | | | | |
| 10 | NU | No Connect; Do not connect trace or power component to these pins. | | | | | | |

Functional Description

CYDMX256A16, CYDMX128A16, CYDMX064A16, CYDMX256B16, CYDMX128B16, and CYDMX064B16 are low power CMOS 16K/8K/4K × 16 dual-port static RAMs. The two ports are: one dedicated time multiplexed address and data (ADM) interface and one configurable standard SRAM or ADM interface. The two ports permit independent, asynchronous read and write access to any memory locations. Each port has independent control pins: Chip Select (CS#), Write Enable (WE#), and Output Enable (OE#). Two output flags are provided on each port (BUSY# and INT#). BUSY# flag is triggered when the port is trying to access the same memory location currently being accessed by the other port. The Interrupt flag (INT#) permits communication between ports or systems by means of a mailbox. Power-down feature is controlled independently on each port by a Chip Select (CS#) pin.

The CYDMX256A16, CYDMX128A16, CYDMX064A16, CYDMX256B16, CYDMX128B16, and CYDMX064B16 are available in 100-ball 0.5-mm pitch Ball Grid Array (BGA) packages. Application areas include interprocessor and multiprocessor designs, communications status buffering, and dual-port video and graphics memory.

Power Supply

The core voltage (V $_{\rm CC}$) can be 1.8 V, 2.5 V, or 3.0 V, as long as it is lower than or equal to the IO voltage. Each port operates on independent IO voltages. This is determined by what is connected to the V $_{\rm DDIOL}$ and V $_{\rm DDIOR}$ pins. The supported IO standards are 1.8 V and 2.5 V LVCMOS and 3.0 V LVTTL.

ADM Interface Read or Write Operation

This description is applicable to both the left ADM port and right port configured as an ADM port.

Three control signals, ADV#, WE#, and CS# are used to perform the read and write operations. Address signals are first applied to the IO bus along with CS# LOW. The addresses are loaded from the IO bus in response to the rising edge of the Address Latch Enable (ADV#) signal. It is necessary to meet the setup (t_{AVDS}) and hold (t_{AVDH}) times given in the AC specifications with valid address information to properly latch the addresses.

After the address signals are latched in, a read operation is issued when WE# stays HIGH. The IO bus becomes High Z when the address signals meet t_{AVDH} . The read data is driven on the IO bus t_{OE} after the OE# is asserted LOW, and held until t_{HZOE} or t_{HZCS} after the rising edge of OE# or CS#, whichever comes first.





A write operation is issued when WE# is asserted LOW. The write data is applied to the IO bus right after address meets the hold time (t_{AVDH}). And write data is written with the rising edge of either WE# or CS#, whichever comes first, and meets data setup (t_{SD}) and hold (t_{HD}) times.

Standard SRAM Interface Read or Write Operation

This description is applicable to the right access port configured as standard SRAM port. Read and write operations with standard SRAM interface configuration is the same as the ADM port except addresses are presented on the A bus. Operation is controlled by CS#, OE#, and WE#. A read operation is issued when WE# is asserted HIGH. A write operation is issued when WE# is asserted LOW. The IO bus is the destination for read data and the source for write data when the read operation is issued. However, write data must be driven to IO when the write operation is issued.

Byte Select Operation

The fundamental word size is 16 bits. Each word is broken up into two 8-bit bytes. Each port has two active LOW byte enables: UB# and LB#. Activating or deactivating the byte enables alters the result of read and write operations to the port. During a write, byte enable asserted HIGH inhibits the corresponding byte to be updated in the addressed memory location. During a read, both byte enables are inputs to the asynchronous output enable control logic. When a byte enable is asserted HIGH, the corresponding data byte is tristated. Subsequently, when the byte enable is asserted LOW, the corresponding data byte is driven with the read data.

Chip Select Operation

Each port has one active LOW chip select signal, CS#. CS# must be asserted LOW for the port to be considered active. To issue a valid read or write operation, the chip select input must be asserted LOW throughout the read or write cycle. When CS# is deasserted HIGH during a write, if t_{WRL} , t_{SD} , and t_{HD} are not met, the contents of the addressed location is not altered.

An automatic power-down feature controlled by deactivating the chip select (CS# HIGH) permits the on-chip circuitry of each port to enter a very low standby power mode.

Output Enable Operation

Each port has one output enable signal, OE#. When OE# is asserted HIGH, IO bus is tri-stated after t_{HZOE}. When OE# is asserted LOW, control of the IO bus is assumed by the asynchronous output enable logic (the logic is controlled by inputs WE#, CS#, UB#, and LB#).

Mailbox Interrupts

The upper two memory locations are used for message passing. The highest memory location (0xFFF for CYDMX064A16 and CYDMX064B16, 0x1FFF for CYDMX128A16 and CYDMX128B16, and 0x3FFF for CYDMX256A16 and CYDMX256B16) is the mailbox for the right port. The second highest memory location (0xFFE for CYDMX064A16 and CYDMX064B16, 0x1FFE for CYDMX128A16 and CYDMX128B16, and 0x3FFE for

CYDMX256A16 and CYDMX256B16) is the mailbox for the left port. When one port writes to the opposite port's mailbox, an interrupt signal is generated to the opposite port. The interrupt resets when the owner reads the contents of its own mailbox. The message written to the mailbox is user defined.

Each port reads the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and resetting the interrupt to it.

On power-up, both interrupts are set by default. An initialization program must be run to reset the interrupts.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

Arbitration Logic

The CYDMX256A16, CYDMX128A16, CYDMX064A16, CYDMX256B16, CYDMX128B16, and CYDMX064B16 provide on-chip arbitration to resolve simultaneous memory location access (collision). If both ports' CS# signals are asserted and an address match occurs within each other, the busy logic determines which port has access. If t_{PS} is violated, one of the two ports gains permission to the location, but it is not predictable which port gets the permission. BUSY# is asserted t_{BLA} after an address match or t_{BLC} after CS# is taken LOW.

Input Read Register

The Input Read Register (IRR) feature is available only for CYDMX128A16, CYDMX128B16, CYDMX064A16, and CYDMX064B16 devices. When SFEN# = $V_{\rm IL}$, the IRR captures the status of two external devices connected to the Input Read pins (IRR0 and IRR1) to address location 0x0000. Address 0x0000 is not available for standard memory accesses when SFEN# = $V_{\rm IL}$. When SFEN# = $V_{\rm IH}$, address 0x0000 is available for normal memory accesses. Either port accesses the contents of IRR with normal read operation from address 0x0000. During reads from the IRR, IO<1:0> are valid bits and IO<15:2> are don't care. The IRR inputs are 1.8 V and 2.5 V LVCMOS or 3.0 V LVTTL, depending on the core voltage supply ($V_{\rm CC}$).

Output Drive Register

The Output Drive Register (ODR) determines the state of up to five external binary state devices by providing a path to V_{SS} for the external circuit. These outputs are open drain. The five external devices operates at different $(1.5 \text{ V} \le \text{V}_{DDIO} \le 3.5 \text{ V})$ but the combined current cannot exceed 40 mA (8 mA maximum for each external device). The status of the ODR bits are set using standard write accesses from either port to address 0x0001 with a '1' corresponding to on and '0' corresponding to off. The status of the ODR bits are read with a normal read access to address 0x0001. When SFEN# = V_{II} , the ODR is active and address 0x0001 is not available for memory accesses. When SFEN# = V_{IH}, the ODR is inactive and address 0x0001 is used for standard accesses. During reads and writes to ODR, IO<4:0> are valid and IO<15:5> are don't care.



Architecture

The CYDMX256A16, CYDMX128A16, CYDMX064A16, CYDMX256B16, CYDMX128B16, and CYDMX064B16 consist of an array of 16K, 8K, and 4K words of 16 dual-ported SRAM cells, IO, address lines, and control signals (CS#, ADV#, OE#, and WE#). Between the two access ports, one is a dedicated time multiplexed address and data interface; the other is a pin

selectable port to either standard SRAM or time multiplexed address and data interface. Independent control signals for each port permit simultaneous access to any location in memory. To handle the situation of writing and reading to the same location, a BUSY# pin is provided on each port. For port to port communication, an Interrupt (INT#) pin is also available on each port.

Table 1. ADM Interface Read/Write with Byte Select Operations

| ADV# | CS# | WE# | OE# | UB# | LB# | IO0–IO15 | Mode |
|-------|-----|-----|-----|-----|-----|---|---------------------------------|
| Х | Н | Х | Х | Х | Х | High Z | Deselected or power-down |
| Х | Х | Х | Н | Х | Х | High Z | Output disable |
| Х | Х | Х | Х | Н | Н | High Z | Upper and lower byte deselected |
| Pulse | L | Н | L | L | L | Data Out (IO0-IO15) | Read upper and lower bytes |
| Pulse | L | Н | L | Н | L | Data Out (IO0-IO7) High Z (IO8-IO15) | Read lower byte only |
| Pulse | L | Н | L | L | Н | High Z (IO0-IO7) Data Out (IO8-IO15) | Read upper byte only |
| Pulse | L | L | Х | L | L | Data In (IO0-IO15) | Write upper and lower bytes |
| Pulse | L | L | Х | Н | L | Data In (IO0-IO7) High Z (IO8-IO15) | Write lower byte only |
| Pulse | L | L | Х | L | Н | High Z (IO0–IO7) Data In (IO8–IO15) | Write upper byte only |

Table 2. Standard SRAM Interface Read/Write with Byte Select Operations

| CS# | WE# | OE# | UB# | LB# | IO0-IO15 | Mode |
|-----|-----|-----|-----|-----|---|---------------------------------|
| Н | Х | Х | Х | Х | High Z | Deselected or power-down |
| Χ | Х | Н | Х | Х | High Z | Output disable |
| Χ | Х | Х | Н | Н | High Z | Upper and lower byte deselected |
| L | Н | L | L | L | Data Out (IO0-IO15) | Read upper and lower bytes |
| L | Н | L | Н | L | Data Out (IO0-IO7) High Z (IO8-IO15) | Read lower byte only |
| L | Н | L | L | Н | High Z (IO0–IO7) Data Out (IO8–IO15) | Read upper byte only |
| L | L | Х | L | L | Data In (IO0-IO15) | Write upper and lower bytes |
| L | L | Х | Н | L | Data In (IO0-IO7) High Z (IO8-IO15) | Write lower byte only |
| L | L | Х | L | Н | High Z (IO0–IO7) Data In (IO8–IO15) | Write upper byte only |

Document Number: 001-08090 Rev. *J Page 6 of 26



Table 3. Interrupt Operation Example (Assumes BUSY#L = BUSY#R = HIGH)

| Function | Left Port | | | | | | Right Port | | | | | | |
|------------------------|-----------|------|------|-----------------------|-------|------|------------|------|-----------------------|-------|--|--|--|
| FullClion | WE#L | CS#L | OE#L | AddressL | INT#L | WE#R | CS#R | OE#R | AddressR | INT#R | | | |
| Set Right INT#R Flag | L | L | Χ | 0x3FFF ^[7] | Χ | Х | Χ | Χ | Х | L | | | |
| Reset Right INT#R Flag | Χ | Χ | Χ | Х | Χ | Х | L | L | 0x3FFF ^[7] | Н | | | |
| Set Left INT#L Flag | Х | Х | Χ | Х | L | L | L | Х | 0x3FFE ^[8] | Х | | | |
| Reset Left INT#L Flag | Χ | L | L | 0x3FFE ^[8] | Н | Х | Χ | Х | Х | Х | | | |

Table 4. Arbitration Winning Port

| CS#L | CS#R | Address Match Left/Right Port | BUSY#L | BUSY#R | Function |
|------|------|----------------------------------|-------------------------|-------------------------|-------------------------------|
| Х | X | No Match | Н | Н | Normal |
| Н | Х | Match | Н | Н | Normal |
| Х | Н | Match | Н | Н | Normal |
| L | L | Match | See Note ^[9] | See Note ^[9] | Write Inhibit ^[10] |

Table 5. Input Read Register Operation^[11]

| SFEN# | CS# | WE# | OE# | UB# | LB# | ADDR | IO ₀ -IO ₁ | IO ₂ -IO ₁₅ | Mode |
|-------|-----|-----|-----|-----|-----|-------|----------------------------------|-----------------------------------|------------------------|
| Н | L | Н | L | L | L | | | VALID ^[12] | Standard Memory Access |
| L | L | Н | L | Х | L | x0000 | VALID ^[13] | Χ | IRR Read |

Table 6. Output Drive Register^[15]

| SFEN# | CS# | WE# | OE# | UB# | LB# | ADDR | IO ₀ -IO ₄ | 10 ₅ -10 ₁₅ | Mode |
|-------|-----|-----|-------------------|-------------------|-------------------|-----------|----------------------------------|-----------------------------------|---------------------------|
| Н | L | Н | X ^[16] | L ^[12] | L ^[12] | x0000-Max | VALID ^[12] | VALID ^[12] | Standard Memory Access |
| L | L | L | Х | Х | L | x0001 | VALID ^[13] | Х | ODR Write ^[17] |
| L | L | Н | L | Х | L | x0001 | VALID ^[13] | Χ | ODR Read |

Notes

- 7. 0x3FFF for CYDMX256A16 and CYDMX256B16, 0x1FFF for CYDMX128A16 and CYDMX128B16, 0xFFF for CYDMX064A16 and CYDMX064B16.
- 8. 0x3FFE for CYDMX256A16 and CYDMX256B16, 0x1FFE for CYDMX128A16 and CYDMX128B16, 0xFFE for CYDMX064A16 and CYDMX064B16.
- Write operations to the left port are internally ignored when BUSY#R is driving LOW regardless of actual logic level on the pin;
 Write operations to the left port are internally ignored when BUSY#R is driving LOW regardless of actual logic level on the pin;
 Write operations to the left port are internally ignored when BUSY#R is driving LOW regardless of actual logic level on the pin;
 Write operations to the left port are internally ignored when BUSY#R is driving LOW regardless of actual logic level on the pin.

- 11. SFEN# = V_{IL} for IRR reads.

 12. UB# or LB# = V_{IL} . If LB# = V_{IL} , then IO<7:0> are valid. If UB# = V_{IL} then IO<15:8> are valid.

 13. LB# must be active (LB# = V_{IL}) for these bits to be valid.

 14. SFEN# active when either CS#L = V_{IL} or CS#R = V_{IL} . It is inactive when CS#L = CS#R = V_{IH} .
- 15. SFEN# = V_{IL} for ODR reads and writes.
- 16. Output enable must be low (OE# = V_{IL}) during reads for valid data to be output.
- 17. During ODR writes data is also written to the memory.





Maximum Ratings

| Output Current into Outputs (LOW) | 90 mA |
|-----------------------------------|------------|
| Static Discharge Voltage | . > 2000 V |
| Latch-up Current | > 200 mA |

Operating Range

| Range | Ambient Temperature | V _{CC} |
|------------|---------------------|--|
| Industrial | –40 °C to +85 °C | 1.8 V ± 100 mV 2.5 V ± 100 mV 3.0 V ± 300 mV |

Electrical Characteristics for $V_{CC} = 1.8 \text{ V}$

Over the Operating Range

| Parameter | | | | | MX256 MX128 | | CYD | MX256 MX128 MX064 | 3B16 | CYDI CYDI CYDI | MX12 | 8A16 | |
|------------------|--|------------------|------------------|----------------------------|----------------|----------------------------|----------------------------|-------------------------|----------------------------|----------------------------|------|----------------------------|------|
| ran | Description | | | -65 | | | -65 | | | -90 | | | Unit |
| Ра | | P1 IO Voltage | P2 IO Voltage | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| V _{OH} | Output HIGH voltage $(I_{OH} = -100 \mu A)$ | 1.8 V (a | any port) | V _{DDIO} - 0.2 | ı | _ | V _{DDIO} - 0.2 | ı | _ | V _{DDIO} - 0.2 | - | _ | ٧ |
| | Output HIGH voltage ($I_{OH} = -2 \text{ mA}$) | 2.5 V (a | any port) | 2.0 | _ | _ | 2.0 | - | - | 2.0 | - | _ | V |
| | Output HIGH voltage ($I_{OH} = -2 \text{ mA}$) | 3.0 V (a | any port) | 2.1 | _ | _ | 2.1 | _ | _ | 2.1 | _ | _ | V |
| V _{OL} | Output LOW voltage ($I_{OL} = 100 \mu A$) | 1.8 V (a | any port) | - | - | 0.2 | - | - | 0.2 | - | _ | 0.2 | ٧ |
| | Output HIGH voltage (I _{OH} = 2 mA) | 2.5 V (a | any port) | - | - | 0.4 | - | - | 0.4 | - | _ | 0.4 | V |
| | Output HIGH voltage (I _{OH} = 2 mA) | 3.0 V (a | any port) | _ | _ | 0.4 | _ | _ | 0.4 | _ | _ | 0.4 | ٧ |
| V _{OL} | ODR output LOW voltage | 1.8 V (a | any port) | _ | _ | 0.2 | _ | _ | 0.2 | _ | _ | 0.2 | ٧ |
| ODR | $(I_{OL} = 8 \text{ mA})$ | 2.5 V (a | any port) | _ | _ | 0.2 | _ | _ | 0.2 | _ | _ | 0.2 | ٧ |
| | | 3.0 V (a | any port) | _ | _ | 0.2 | _ | _ | 0.2 | _ | _ | 0.2 | ٧ |
| V _{IH} | Input HIGH voltage | 1.8 V (a | any port) | 1.2 | - | V _{DDIO} + 0.2 | 1.2 | - | V _{DDIO} + 0.2 | 1.2 | _ | V _{DDIO} + 0.2 | V |
| | | 2.5 V (a | any port) | 1.7 | - | V _{DDIO} + 0.3 | 1.7 | - | V _{DDIO} + 0.3 | 1.7 | _ | V _{DDIO} + 0.3 | ٧ |
| | | 3.0 V (a | any port) | 2.0 | ı | V _{DDIO} + 0.2 | 2.0 | ı | V _{DDIO} + 0.2 | 2.0 | - | V _{DDIO} + 0.2 | V |
| V_{IL} | Input LOW voltage | 1.8 V (a | any port) | -0.2 | _ | 0.4 | -0.2 | ı | 0.4 | -0.2 | - | 0.4 | V |
| | | 2.5 V (a | any port) | -0.3 | _ | 0.6 | -0.3 | ı | 0.6 | -0.3 | - | 0.6 | V |
| | | 3.0 V (a | any port) | -0.2 | _ | 0.7 | -0.2 | _ | 0.7 | -0.2 | _ | 0.7 | ٧ |
| l _{OZ} | Output leakage current | 1.8 V | 1.8 V | -1 | _ | 1 | -1 | _ | 1 | -1 | - | 1 | μА |
| | | 2.5 V | 2.5 V | –1 | _ | 1 | –1 | _ | 1 | -1 | _ | 1 | μА |
| | | 3.0 V | 3.0 V | -1 | _ | 1 | -1 | _ | 1 | -1 | _ | 1 | μА |
| I _{CEX} | ODR output leakage current. | 1.8 V | 1.8 V | -1 | _ | 1 | -1 | _ | 1 | -1 | _ | 1 | μА |
| ODR | $V_{OUT} = V_{DDIO}$ | 2.5 V | 2.5 V | -1 | - | 1 | -1 | _ | 1 | -1 | _ | 1 | μА |
| | | 3.0 V | 3.0 V | -1 | _ | 1 | -1 | _ | 1 | -1 | _ | 1 | μА |

Notes

^{18.} The voltage on any input or IO pin cannot exceed the power pin during power-up.

^{19.} Pulse width < 20 ns.



Electrical Characteristics for V_{CC} = 1.8 V (continued)

Over the Operating Range (continued)

| Parameter | 5 | | | | | MX256 MX128 | | CYD | MX256 MX128 MX064 | B16 | CYDI | MX25 MX12 MX06 | 8A16 | |
|------------------|---|------|------------------|------------------|-----|----------------|-----|-----|-------------------------|-----|------|----------------------|------|------|
| ran | Description | | | | | -65 | | | -65 | | | -90 | | Unit |
| Pa | | | P1 IO Voltage | P2 IO Voltage | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| I _{IX} | Input leakage current | | 1.8 V | 1.8 V | -1 | _ | 1 | -1 | _ | 1 | -1 | _ | 1 | μА |
| | | | 2.5 V | 2.5 V | -1 | _ | 1 | -1 | _ | 1 | -1 | _ | 1 | μА |
| | | | 3.0 V | 3.0 V | -1 | _ | 1 | -1 | _ | 1 | -1 | _ | 1 | μА |
| I _{CC} | Operating current (V _{CC} = Max, I _{OUT} = 0 mA) outputs disabled | Ind. | 1.8 V | 1.8 V | - | 25 | 40 | - | 25 | 40 | - | 15 | 25 | mA |
| I _{SB1} | Standby current (both ports TTL level) CE#L and CE#R \geq V _{CC} $-$ 0.2, f = f _{MAX} | Ind. | 1.8 V | 1.8 V | - | 2 | 6 | _ | 2 | 6 | - | 2 | 6 | μА |
| I _{SB2} | Standby current (One Port TTL level) CE#L or CE#R \geq V _{IH} , f = f _{MAX} | Ind. | 1.8 V | 1.8 V | _ | 8.5 | 18 | - | 8.5 | 18 | - | 8.5 | 14 | mA |
| I _{SB3} | Standby current (both ports CMOS level) CE#L and CE#R \geq V _{CC} $-$ 0.2 V, f = 0 | Ind. | 1.8 V | 1.8 V | - | 2 | 6 | - | 2 | 6 | - | 2 | 6 | μА |
| I _{SB4} | $ \begin{array}{l} \text{Standby current} \\ \text{(one port CMOS level)} \\ \text{CE\#L or CE\#R} \geq V_{IH}, \\ \text{f} = f_{MAX}^{[20]} \\ \end{array} $ | Ind. | 1.8 V | 1.8 V | - | 8.5 | 18 | _ | 8.5 | 18 | _ | 8.5 | 14 | mA |

Document Number: 001-08090 Rev. *J

^{20.} f_{MAX} = 1/t_{RC} = All inputs cycling at f = 1/t_{RC} (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I_{SB3}.



Electrical Characteristics for $V_{CC} = 2.5 \text{ V}$

Over the Operating Range

| | e Operating Range | | | | |)MX256)MX128 | | CYD | MX256 MX128 MX064 | 3B16 | CYE | 0MX256 0MX128 0MX064 | 3A16 | |
|------------------------|---|------|------------------|------------------|-----------|------------------|----------------------------|------|-------------------------|----------------------------|-----------|----------------------------|----------------------------|------|
| Parameter | Description | | | | | -65 | | | -65 | | | -90 | | Unit |
| Ра | | | P1 IO Voltage | P2 IO Voltage | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| V _{OH} | Output HIGH voltage | | 2.5 V (a | ny port) | 2.0 | _ | _ | 2.0 | _ | _ | 2.0 | _ | _ | V |
| | $(I_{OH} = -2 \text{ mA})$ | | 3.0 V (a | ny port) | 2.1 | _ | _ | 2.1 | _ | - | 2.1 | _ | _ | ٧ |
| V_{OL} | Output LOW voltage | | 2.5 V (a | ny port) | _ | _ | 0.4 | _ | _ | 0.4 | _ | _ | 0.4 | V |
| | $(I_{OL} = 2 \text{ mA})$ | | 3.0 V (a | ny port) | _ | _ | 0.4 | _ | _ | 0.4 | _ | _ | 0.4 | V |
| V _{OL} ODR | ODR Output LOW voltage | | 2.5 V (a | ny port) | _ | _ | 0.2 | _ | _ | 0.2 | _ | _ | 0.2 | V |
| ODR | $(I_{OL} = 8 \text{ mA})$ | | 3.0 V (a | ny port) | _ | _ | 0.2 | _ | _ | 0.2 | _ | _ | 0.2 | V |
| V _{IH} | Input HIGH voltage | | 2.5 V (a | iny port) | 1.7 | - | V _{DDIO} + 0.3 | 1.7 | - | V _{DDIO} + 0.3 | 1.7 | _ | V _{DDIO} + 0.3 | V |
| | | | 3.0 V (a | ny port) | 2.0 | _ | V _{DDIO} + 0.2 | 2.0 | _ | V _{DDIO} + 0.2 | 2.0 | - | V _{DDIO} + 0.2 | V |
| V_{IL} | Input LOW voltage | | 2.5 V (a | ny port) | -0.3 | - | 0.6 | -0.3 | - | 0.6 | -0.3 | _ | 0.6 | V |
| | | | 3.0 V (a | ny port) | -0.2 | - | 0.7 | -0.2 | - | 0.7 | -0.2 | _ | 0.7 | V |
| I _{OZ} | Output leakage current | | 2.5 V | 2.5 V | -1 | _ | 1 | -1 | _ | 1 | -1 | _ | 1 | μΑ |
| | | | 3.0 V | 3.0 V | -1 | _ | 1 | -1 | _ | 1 | -1 | _ | 1 | μΑ |
| I _{CEX} | ODR output leakage curre | nt. | 2.5 V | 2.5 V | -1 | _ | 1 | -1 | _ | 1 | -1 | _ | 1 | μА |
| ÓĎŘ | $V_{OUT} = V_{CC}$ | | 3.0 V | 3.0 V | –1 | 1 | 1 | -1 | 1 | 1 | –1 | _ | 1 | μΑ |
| I _{IX} | Input leakage current | | 2.5 V | 2.5 V | –1 | 1 | 1 | -1 | 1 | 1 | –1 | _ | 1 | μΑ |
| | | | 3.0 V | 3.0 V | -1 | _ | 1 | -1 | _ | 1 | -1 | _ | 1 | μА |
| I _{CC} | Operating current (V _{CC} = Max, I _{OUT} = 0 mA) outputs disabled | Ind. | 2.5 V | 2.5 V | ı | 39 | 55 | 1 | 39 | 55 | ı | 28 | 40 | mA |
| I _{SB1} | $ \begin{array}{l} \text{Standby current} \\ \text{(both ports TTL level)} \\ \text{CE\#L and} \\ \text{CE\#R} \geq \text{V}_{CC} - 0.2, \\ \text{f} = \text{f}_{MAX} \end{array} $ | Ind. | 2.5 V | 2.5 V | - | 6 | 8 | _ | 6 | 8 | - | 6 | 8 | μА |
| I _{SB2} | $ \begin{array}{l} Standby\ current \\ (one\ port\ TTL\ level)\ CE\#L \\ or\ CE\#R \geq V_{IH}, \\ f = f_{MAX} \end{array} $ | Ind. | 2.5 V | 2.5 V | I | 21 | 30 | _ | 21 | 30 | I | 18 | 25 | mA |
| I _{SB3} | $ \begin{array}{l} \text{Standby current} \\ \text{(both ports CMOS level)} \\ \text{CE\#L and} \\ \text{CE\#R} \geq V_{CC} - 0.2 \text{ V, f} = 0 \end{array} $ | Ind. | 2.5 V | 2.5 V | _ | 4 | 6 | _ | 4 | 6 | - | 4 | 6 | μА |
| I _{SB4} | $ \begin{array}{l} \text{Standby current} \\ \text{(one port CMOS level)} \\ \text{CE\#L or CE\#R} \geq V_{IH}, \\ \text{f} = f_{MAX}^{[21]} \\ \end{array} $ | Ind. | 2.5 V | 2.5 V | _ | 21 | 30 | _ | 21 | 30 | _ | 18 | 25 | mA |

Note

21. f_{MAX} = 1/t_{RC} = All inputs cycling at f = 1/t_{RC} (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I_{SB3}.

Document Number: 001-08090 Rev. *J



Electrical Characteristics for 3.0 V

Over the Operating Range

| Parameter | Description | | | | | MX12 | 56A16 28A16 | CYD | MX25 MX12 MX06 | 8B16 | CYD |)MX25)MX12)MX06 | 8A16 | Unit |
|-------------------------|--|------|------------------|------------------|------|------|----------------------------|------------|----------------------|----------------------------|------|-------------------------|----------------------------|-------|
| <u>ra</u> | Description | | | | | -65 | | | -65 | | | -90 | | Oilit |
| Pa | | | P1 IO Voltage | P2 IO Voltage | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| V_{OH} | Output HIGH voltage (I _{OH} = -2 m | A) | 3.0 V (a | ny port) | 2.1 | _ | _ | 2.1 | _ | _ | 2.1 | _ | _ | V |
| V _{OL} | Output LOW voltage (I _{OL} = 2 mA) |) | 3.0 V (a | ny port) | _ | _ | 0.4 | _ | - | 0.4 | _ | _ | 0.4 | V |
| V _{OL} ODR | ODR output LOW voltage (I _{OL} = 8 | mA) | 3.0 V (a | iny port) | - | - | 0.2 | - | - | 0.2 | - | - | 0.2 | V |
| V _{IH} | Input HIGH voltage | | 3.0 V (a | iny port) | 2.0 | - | V _{DDIO} + 0.2 | 2.0 | - | V _{DDIO} + 0.2 | 2.0 | - | V _{DDIO} + 0.2 | V |
| V _{IL} | Input LOW voltage | | 3.0 V (a | ıny port) | -0.2 | _ | 0.7 | -0.2 | - | 0.7 | -0.2 | _ | 0.7 | V |
| l _{OZ} | Output leakage current | | 3.0 V | 3.0 V | -1 | _ | 1 | – 1 | - | 1 | -1 | _ | 1 | μА |
| I _{CEX} ODR | ODR output leakage current. V _{OUT} = V _{CC} | | 3.0 V | 3.0 V | -1 | - | 1 | -1 | _ | 1 | -1 | - | 1 | μА |
| I _{IX} | Input leakage current | | 3.0 V | 3.0 V | -1 | _ | 1 | -1 | - | 1 | -1 | - | 1 | μА |
| I _{CC} | Operating current (V _{CC} = Max, I _{OUT} = 0 mA) outputs disabled | Ind. | 3.0 V | 3.0 V | - | 49 | 70 | _ | 49 | 70 | - | 42 | 60 | mA |
| I _{SB1} | Standby current | Ind. | 3.0 V | 3.0 V | | 7 | 10 | | 7 | 10 | | 7 | 10 | μА |
| I _{SB2} | (both ports TTL level) CE#L and CE#R ≥ V _{CC} – 0.2, f = f _{MAX} | Ind. | 3.0 V | 3.0 V | | 28 | 40 | | 28 | 40 | | 25 | 35 | mA |
| I _{SB3} | Standby current | Ind. | 3.0 V | 3.0 V | | 6 | 8 | | 6 | 8 | | 6 | 8 | μА |
| I _{SB4} | (one port TTL level) CE#L or CE#R ≥ V _{IH} , f = f _{MAX} | Ind. | 3.0 V | 3.0 V | | 28 | 40 | | 28 | 40 | | 25 | 35 | mA |




Capacitance

| Parameter [22] | Description | Test Conditions | Max | Unit |
|------------------|--------------------|---|-----|------|
| C _{IN} | Input capacitance | $T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.0 \text{V}$ | 9 | pF |
| C _{OUT} | Output capacitance | | 10 | pF |

AC Test Loads and Waveforms


Figure 2. AC Test Loads and Waveforms



(a) Normal Load

| | 3.0 V/2.5 V | 1.8 V |
|----|-------------|---------|
| R1 | 1022 Ω | 13500 Ω |
| R2 | 792 Ω | 10800 Ω |

(b) Thévenin Equivalent (Load 1) ALL INPUT PULSES



(c) Three-State Delay (Load 2)

(Used for t_{LZ} , t_{HZ} , t_{HZWE} , and t_{LZWE} including scope and jig)

3.0 V/2.5 V/1.8 V

Note

^{22.} Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics for $V_{CC} = 1.8 \text{ V}$

Over the Operating Range [23]

| Parameter | Description | | 256A16 128A16 | CYDMX CYDMX CYDMX | 128B16 | CYDMX | 256A16 128A16 064A16 | Unit |
|-----------------------------------|---------------------------------------|------------|------------------|-------------------------|--------|-------|----------------------------|-------|
| i arameter | Description | –65 | | –65 | | -90 | | Oiiit |
| | | Min | Max | Min | Max | Min | Max | |
| AD Mux Port | Read Cycle [24] | | | | | | | |
| t _{RC} | Read cycle time | 65 | _ | 65 | _ | 90 | _ | ns |
| t _{ACC1} | Random access ADV# Low to data valid | _ | 65 | _ | 65 | - | 90 | ns |
| t _{ACC2} | Random access Address to data valid | - | 65 | _ | 65 | - | 90 | ns |
| t _{ACC3} | Random access CS# to data valid | _ | 65 | _ | 65 | - | 90 | ns |
| t _{AVDA} | Random access ADV# High to data valid | - | 35 | _ | 35 | _ | 50 | ns |
| t _{AVD} | ADV# low pulse | 15 | _ | 15 | _ | 20 | - | ns |
| t _{AVDS} | Address setup to ADV# rising edge | 15 | _ | 15 | _ | 20 | - | ns |
| t _{AVDH} | Address hold from ADV# rising edge | 3 | _ | 3 | _ | 5 | _ | ns |
| t _{CSS} | CS# setup to ADV# rising edge | 7 | _ | 7 | _ | 10 | _ | ns |
| t _{OE} | OE# Low to data valid | - | 35 | _ | 35 | - | 50 | ns |
| t _{LZOE} ^[25] | OE# Low to IO Low Z | 3 | _ | 3 | _ | 5 | _ | ns |
| t _{HZOE} | OE# High to IO High Z | - | 15 | _ | 15 | - | 25 | ns |
| t _{HZCS} | CS# High to IO High Z | - | 15 | _ | 15 | - | 25 | ns |
| t _{DBE} | UB#/LB# Low to IO Valid | _ | 35 | _ | 35 | - | 50 | ns |
| t _{LZBE} | UB#/LB# Low to IO Low Z | 3 | _ | 3 | _ | 5 | _ | ns |
| t _{HZBE} | UB#/LB# High to IO High Z | _ | 15 | _ | 15 | - | 25 | ns |
| t _{AVOE} | ADV# High to OE# Low | 0 | _ | 0 | _ | 0 | _ | ns |

^{23.} All timing parameters are measured with Load 2 specified in Figure 2 on page 12.
24. AD Mux port timing applies to left AD Mux port and right port configured to AD Mux port.
25. This parameter is guaranteed by not tested.



Switching Characteristics for $V_{CC} = 1.8 V$ (continued)

Over the Operating Range [23] (continued)

| Parameter | Description | | (256A16 (128A16 | CYDMX | 256B16 128B16 064B16 | CYDMX | (256A16 (128A16 (064A16 | Unit |
|------------------------|------------------------------------|-----|--------------------|-------|----------------------------|-------|-------------------------------|-------|
| Parameter | Description | -(| 65 | -(| | | 90 | Ullit |
| | | Min | Max | Min | Max | Min | Max | 1 |
| AD Mux Port | Write Cycle ^[26] | | | | | | | |
| t _{WC} | Write cycle time | 65 | _ | 65 | _ | 90 | _ | ns |
| t _{SCS} | CS# Low to write end | 65 | _ | 65 | _ | 90 | _ | ns |
| t _{AVD} | ADV# Low pulse | 15 | _ | 15 | _ | 20 | _ | ns |
| t _{AVDS} | Address setup to ADV# rising edge | 15 | _ | 15 | _ | 20 | _ | ns |
| t _{AVDH} | Address hold from ADV# rising edge | 3 | _ | 3 | _ | 5 | _ | ns |
| t _{CSS} | CS# setup to ADV# rising edge | 7 | _ | 7 | _ | 10 | _ | ns |
| t _{WRL} | WE# pulse width | 28 | _ | 28 | _ | 45 | _ | ns |
| t _{BW} | UB#/LB# Low to write end | 28 | _ | 28 | _ | 45 | _ | ns |
| t _{SD} | Data setup to write end | 20 | _ | 20 | _ | 30 | _ | ns |
| t _{HD} | Data hold from write end | 0 | _ | 0 | _ | 0 | _ | ns |
| t _{LZWE} | WE# High to IO Low Z | 0 | _ | 0 | _ | 0 | _ | ns |
| t _{AVWE} | ADV# High to WE# Low | 0 | _ | 0 | _ | 0 | _ | ns |
| Standard Por | rt Read Cycle ^[27] | • | | | • | • | • | • |
| t _{RC} | Read cycle time | 40 | _ | 60 | _ | 60 | _ | ns |
| t _{AA} | Address to data valid | _ | 40 | _ | 60 | _ | 60 | ns |
| t _{OHA} | Output hold from address change | 5 | _ | 5 | _ | 5 | _ | ns |
| t _{ACS} | CS# to data valid | _ | 40 | _ | 60 | - | 60 | ns |
| t _{DOE} | OE# Low to data valid | _ | 25 | _ | 35 | - | 35 | ns |
| t _{LZOE} [28] | OE# Low to data Low Z | 5 | _ | 5 | _ | 5 | _ | ns |
| t _{HZOE} | OE# High to data High Z | _ | 10 | _ | 30 | - | 30 | ns |
| t _{LZCS} | CS# Low to data Low Z | 5 | _ | 5 | _ | 5 | _ | ns |
| t _{HZCS} | CS# High to data High Z | _ | 10 | _ | 30 | - | 30 | ns |
| t _{LZBE} | UB#/LB# Low to data Low Z | 5 | _ | 5 | _ | 5 | _ | ns |
| t _{HZBE} | UB#/LB# High to data High Z | _ | 10 | _ | 30 | - | 30 | ns |
| t _{ABE} | UB#/LB# access time | _ | 40 | - | 60 | _ | 60 | ns |

^{26.} AD Mux port timing applies to left AD Mux port and right port configured to AD Mux port. 27. Standard SRAM port timing applies to right port configured to standard SRAM port. 28. This parameter is guaranteed by not tested.



Switching Characteristics for $V_{CC} = 1.8 V$ (continued)

Over the Operating Range [23] (continued)

| Parameter | Description | | (256A16 (128A16 | CYDMX CYDMX CYDMX | 128B16 | CYDMX | (256A16 (128A16 (064A16 | Unit |
|---------------------------------|-------------------------------------|-----|--------------------|-------------------------|------------|-------|-------------------------------|------|
| i didiliotoi | Becompain | -(| 65 | -6 | 3 5 | 1 | 90 | |
| | | Min | Max | Min | Max | Min | Max | |
| Standard SR | AM Port Write Cycle | | | | | | | |
| t _{WC} | Write cycle time | 40 | _ | 60 | _ | 60 | _ | ns |
| t _{SCS} | CS# Low to Write End | 30 | _ | 50 | _ | 50 | _ | ns |
| t _{AW} | Address valid to write end | 30 | _ | 50 | _ | 50 | _ | ns |
| t _{HA} | Address hold from write end | 0 | _ | 0 | _ | 0 | _ | ns |
| t _{SA} | Address setup to write start | 0 | _ | 0 | _ | 0 | _ | ns |
| t _{WRL} | Write pulse width | 25 | _ | 45 | _ | 45 | _ | ns |
| t _{SD} | Data setup to write end | 20 | _ | 30 | _ | 30 | _ | ns |
| t _{HD} | Data hold from write end | 0 | _ | 0 | _ | 0 | _ | ns |
| t _{HZWE} | WE# Low to data High Z | _ | 15 | _ | 25 | _ | 25 | ns |
| t _{LZWE} | WE# High to data Low Z | 0 | _ | 0 | _ | 0 | _ | ns |
| Arbitration T | iming | | | | | | | • |
| t _{BLA} | BUSY# Low from address match | _ | 30 | - | 50 | _ | 50 | ns |
| t _{BHA} | BUSY# High from address mismatch | _ | 30 | _ | 50 | _ | 50 | ns |
| t _{BLC} | BUSY# Low from CS# Low | _ | 30 | _ | 50 | _ | 50 | ns |
| t _{BHC} | BUSY# High from CS# High | _ | 30 | _ | 50 | _ | 50 | ns |
| t _{PS} ^[29] | Port setup from priority | 5 | _ | 5 | _ | 5 | _ | ns |
| t _{BDD} | BUSY# High to data valid | _ | 30 | - | 50 | _ | 50 | ns |
| t _{WDD} | Write pulse to data delay | _ | 55 | _ | 85 | _ | 85 | ns |
| t _{DDD} | Write data valid to read data valid | _ | 45 | - | 70 | _ | 70 | ns |
| Interrupt Tim | ing | • | • | | • | • | • | |
| t _{INS} | INT# set time | _ | 35 | _ | 55 | _ | 55 | ns |
| t _{INR} | INT# reset time | _ | 35 | - | 55 | _ | 55 | ns |

Note 29. Add 2 ns to this parameter if VCC and VDDIOR are < 1.8 V, and VDDIOL is > 2.5 V at temperature < 0 °C.



Switching Waveforms

Figure 3. ADM Port Read Cycle (Either Port Access, WE# High)




Figure 4. ADM Port Write Cycle (Either Port Access, WE# Controlled, OE# High)







Figure 5. ADM Port Write Cycle (Either Port Access, CS# Controlled, OE# High)











Figure 7. Standard Port Write Cycle (Right Port Access, WE# Controlled)








Figure 9. Arbitration Timing




Figure 10. Arbitration Timing (Address Controlled with Left ADM and Right Standard Configuration






Figure 11. Arbitration Timing (Address Controlled with Left ADM and Right ADM Configuration)




Figure 12. Read with BUSY# Timing








Figure 13. Interrupt Timing









Ordering Information

16K × 16 MoBL ADM Asynchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|------------|--------------------|-----------------|-----------------------------------|--------------------|
| 65 | CYDMX256A16-65BVXI | BZ100 | 100-ball Pb-free 0.5 mm pitch BGA | Industrial |
| 65 | CYDMX256B16-65BVXI | BZ100 | 100-ball Pb-free 0.5 mm pitch BGA | Industrial |
| 90 | CYDMX256A16-90BVXI | BZ100 | 100-ball Pb-free 0.5 mm pitch BGA | Industrial |


8K x 16 MoBL ADM Asynchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|------------|--------------------|-----------------|----------------------|--------------------|
| 65 | CYDMX128A16-65BVXI | BZ100 | 100-ball BGA Pb-free | Industrial |
| 65 | CYDMX128B16-65BVXI | BZ100 | 100-ball BGA Pb-free | Industrial |

4K x 16 MoBL ADM Asynchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---------------|--------------------|-----------------|----------------------|--------------------|
| 90 | CYDMX064A16-90BVXI | BZ100 | 100-ball BGA Pb-free | Industrial |


Ordering Code Definitions





Package Diagram

Figure 14. 100-ball VFBGA (6 × 6 × 1.0 mm) BZ100 Package Outline, 51-85209



| 0)/44001 | | DIMENSIONS | | | | | | |
|----------|----------|------------|------|--|--|--|--|--|
| SYMBOL | MIN. | NOM. | MAX. | | | | | |
| Α | - | 1.0 | | | | | | |
| A1 | 0.16 | - | - | | | | | |
| D | | 6.00 BSC | | | | | | |
| E | | 6.00 BSC | | | | | | |
| D1 | 4.50 BSC | | | | | | | |
| E1 | 4.50 BSC | | | | | | | |
| MD | | 10 | | | | | | |
| ME | | 10 | | | | | | |
| N | | 100 | | | | | | |
| Ø b | 0.25 | 0.30 | 0.35 | | | | | |
| eD | 0.50 BSC | | | | | | | |
| еE | 0.50 BSC | | | | | | | |
| SD | 0.25 BSC | | | | | | | |
| SE | 0.25 BSC | | | | | | | |

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95. SECTION 3. SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- © "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

 WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW
 "SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.

- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.
- 9. JEDEC SPECIFICATION NO. REF.: MO-195C.

51-85209 *F



Acronyms

| Acronym | Description | | |
|---------|--|--|--|
| BGA | Ball Grid Array | | |
| CMOS | Complementary Metal Oxide Semiconductor | | |
| CS | Chip Select | | |
| I/O | Input/Output | | |
| LVCMOS | Low Voltage Complementary Metal Oxide Semiconductor | | |
| LVTTL | Low Voltage Transistor-Transistor Logic | | |
| ODR | Output Drive Register | | |
| ŌĒ | Output Enable | | |
| SRAM | Static Random Access Memory | | |
| TTL | Transistor-Transistor Logic | | |
| VFBGA | Very Fine-Pitch Ball Grid Array | | |
| WE | Write Enable | | |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | | |
|--------|-----------------|--|--|
| °C | degree Celsius | | |
| MHz | megahertz | | |
| μΑ | microampere | | |
| mA | milliampere | | |
| mm | millimeter | | |
| ms | millisecond | | |
| mV | millivolt | | |
| ns | nanosecond | | |
| Ω | ohm | | |
| % | percent | | |
| pF | picofarad | | |
| V | volt | | |
| W | watt | | |



Document History Page

| 6K/8K/4k | ocument Title: CYDMX256A16/CYDMX256B16/CYDMX128A16/CYDMX128B16/CYDMX064A16/CYDMX064B16, 6K/8K/4K × 16 MoBL [®] ADM Asynchronous Dual-Port Static RAM ocument Number: 001-08090 | | | | | |
|----------|---|--------------------|--------------------|--|--|--|
| Rev. | ECN No. | Orig. of Change | Submission Date | Description of Change | | |
| ** | 462234 | HKH | 05/22/2006 | New data sheet | | |
| *A | 491702 | НКН | 08/23/2006 | Updated Switching Characteristics for VCC = 1.8 V: Removed none applicable timing tBW Revised standard port timing numbers Corrected typo | | |
| *B | 500425 | НКН | 09/07/2006 | Updated Electrical Characteristics for VCC = 1.8 V: Updated DC data that are previously TBD. Updated Electrical Characteristics for VCC = 2.5 V: Updated DC data that are previously TBD. Updated Switching Characteristics for VCC = 1.8 V: Added note for tLZOE that is guaranteed by design by not tested Updated tWC, tSCS to reflect bin spec Added note for special condition of tPS | | |
| *C | 2147866 | YDT/HKH / AESA | 02/27/2008 | Relaxed -65 Standard port timing to match the standard port timing of -90. Added new devices CYDMX256B16, CYDMX128B16 and CYDMX064B16 | | |
| *D | 3031102 | VED | 09/15/2010 | No technical updates. Changed to post on the external web. | | |
| *E | 3053582 | НКН | 10/08/2010 | Updated Ordering Information: Updated part numbers. Added Ordering Code Definitions. Updated to new template. | | |
| *F | 3209987 | НКН | 03/30/2011 | Updated Ordering Information: Updated part numbers. Updated Package Diagram: spec 51-85209 – Changed revision from *C to *D. Updated to new template. | | |
| *G | 3246085 | HKH | 05/02/2011 | Added Acronyms and Units of Measure. | | |
| *H | 3401875 | HKH | 10/11/2011 | Updated Ordering Information: Updated part numbers. | | |
| * | 4418141 | НВМ | 06/24/2014 | Updated to new template. Completing Sunset Review. | | |
| *J | 5836836 | RAJV | 07/28/2017 | Updated Package Diagram: spec 51-85209 – Changed revision from *D to *F. Updated to new template. Completing Sunset Review. | | |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Touch Sensing

USB Controllers

Wireless Connectivity

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2006–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

cypress.com/touch

cypress.com/wireless

cypress.com/usb