



Sample &

Buy





TEXAS INSTRUMENTS

TPS657120

SLVSBO3A – DECEMBER 2013 – REVISED DECEMBER 2015

# **TPS657120 PMU for Baseband and RF-PA Power**

# 1 Device Overview

## 1.1 Features

- 3 Step-Down Converters:
  - V<sub>IN</sub> Range From 2.8 V to 5.5 V
  - Power Save Mode at Light Load Current
  - Output Voltage Accuracy in PWM Mode ±2%
  - Typical 16-µA Quiescent Current per DCDC1 and DCDC2 Converter
  - Typical 26-µA Quiescent Current for DCDC3 Converter
  - Dynamic Voltage Scaling
  - 100% Duty Cycle for Lowest Dropout
- 2 LDOs:
  - 2 × 10-mA Output Current
  - Low Noise RF-LDOs
  - Output Voltage Range 1.2 V to 3.4 V
  - 32-µA Quiescent Current

- Pre-Regulation Support by Separate Power Inputs
- ECO mode
- V<sub>IN</sub> Range of LDOs:
  - LDO1: 2.0 V to 5.5 V
  - LDO2: 2.8 V to 5.5 V
- 2 GPIOs
- Thermal Shutdown
- Bypass Switch
  - Used with DCDC3 Powering an RF-PA
- Interface
  - 26 MHz-MIPI RFFE Interface
- Undervoltage Lockout
- · Flexible Power-Up and Power-Down Sequencing
- 2.5-mm × 2.3-mm DSBGA Package with 0.4-mm Pitch

# 1.2 Applications

Data Cards

Smartphones

# 1.3 Description

The TPS657120 provides three configurable step-down converters with up to 2-A output current. This device also has 2 LDO regulators. LDO1 can be supplied from either the input voltage directly or from a pre-regulated supply such as DCDC1 or DCDC2. The input voltage to LDO2 is used as an analog supply input and therefore must be tied to the input voltage at the same voltage level with VINDCDC1/2 and VINDCDC3. The internal power-up and power-down controller is configurable and can support any power-up/power-down sequences (OTP based). All LDOs and DCDC converters are controllable by a MIPI RFFE compatible interface, by pins PWRON, CLK\_REQ1 and CLK\_REQ2, or both. In addition, there is a nRESET as well as a RFFE address select (ADR\_SELECT) input which can alternatively be used as general purpose I/Os with a 1-mA sink capability. The TPS657120 comes in a 6-ball  $\times$  5-ball DSBGA package (2.5 mm  $\times$  2.3 mm) with a 0.4-mm pitch.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS657120	DSBGA (30)	2.31 mm × 2.51 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



# 1.4 Functional Block Diagram



Figure 1-1. Functional Block Diagram

www.ti.com

ÈXAS

STRUMENTS

# **Table of Contents**

1	Devid	ce Overview <u>1</u>
	1.1	Features 1
	1.2	Applications 1
	1.3	Description 1
	1.4	Functional Block Diagram 2
2	Revis	sion History
3	Term	inal Configuration and Functions
	3.1	Pin Attributes
4	Spec	ifications
	4.1	Absolute Maximum Ratings
	4.2	ESD Ratings
	4.3	Recommended Operating Conditions
	4.4	Thermal Information
	4.5	Electrical Characteristics: General Functions 7
	4.6	Electrical Characteristics: DCDC1 and DCDC2 7
	4.7	Electrical Characteristics: DCDC3
	4.8	Electrical Characteristics: RF-LDOs
	4.9	Electrical Characteristics: Digital Inputs, Digital Outputs
	4.10	Electrical Characteristics: Thermal Shutdown, Undervoltage Lockout
	4.11	Electrical Characteristics: RFFE Timing Parameters 13

	4.12	Typical Characteristics	15
5	Deta	iled Description	21
	5.1	Overview	21
	5.2	Functional Block Diagram	22
	5.3	Feature Description	23
	5.4	Device Functional Modes	34
	5.5	Register Maps	34
6	Appl	ication and Implementation	50
	6.1	Application Information	50
	6.2	Typical Application	50
7	Pow	er Supply Recommendations	53
8	Layo	ut	54
	8.1	Layout Guidelines	54
	8.2	Layout Example	54
9	Devi	ce and Documentation Support	55
	9.1	Device Support	55
	9.2	Community Resources	55
	9.3	Trademarks	55
	9.4	Electrostatic Discharge Caution	55
	9.5	Glossary	55
10	Mecl	nanical, Packaging, and Orderable	
	Infor	mation	55

# 2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Chang	ges from Original (December 2013) to Revision A	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Detailed Description section, Device Functional Modes section, Applications, Implementation, and Layout section, Power Supply Recommendations section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Added Layout Example	<u>54</u>

# **3** Terminal Configuration and Functions

Figure 3-1 and Figure 3-2 show the 30-pin YFF Die-Size Ball-Grid Array (DSBGA) Package pin assignments.



Figure 3-1. 30-Pin YFF DSBGA (Top View)



Figure 3-2. 30-Pin YFF DSBGA (Bottom View)



# 3.1 Pin Attributes

#### **Pin Attributes**

PIN		1/0	DECODIDITION	
NAME	NO.	1/0	DESCRIPTION	
REFERENCE				
VIN_ANA / VINLDO2	A3	I	Analog supply voltage input; power input for LDO2; connect to the same voltage as VINDCDC1/2 and VINDCDC3	
VREF1V0	A5	0	LDO reference bypass pin; connect a 100-nF capacitor to GND	
C2V5	C5	0	Internal supply for logic; connect a 1-µF capacitor to GND	
AGND	B5	-	Analog ground connection; connect to PGND on the PCB	
GPIOs				
nRESET (GPIO0 )	D4	I/O	Primary function is active low reset input (nRESET), pin needs to be pulled to a logic HIGH per defautl in order to allow start-up. After internal configuration from OTP memory has been read, it can be assigned alternatively as general purpose I/O. Its push-pull stage is referenced to VDDIO (VIF).	
GPIO1 (ADR_SELECT)	B2	I/O	General purpose I/O; push-pull to VDDIO (VIF); alternatively LSB Bit address select for RFFE interface on USID[0]	
STEP_DOWN CONV	ERTERS			
VINDCDC1/2	E5	I	Power input to DCDC1 and DCDC2 converter; connect to VINDCDC3	
VDCDC1	C4	I	Voltage sense (feedback) input for DCDC1	
SW1	D5	0	Switch node of DCDC1; connect output inductor	
PGND1/2	F4	-	Power GND connection for DCDC1 and DCDC2 converter	
VDCDC2	E4	I	Voltage sense (feedback) input for DCDC2	
SW2	F5	0	Switch node of DCDC2; connect output inductor	
VINDCDC3	E2, F2	I	Power input to DCDC3 converter and to the bypass switch; connect to VINDCDC1, VINDCDC2 and Vcc	
VDCDC3	E3, F3	I	Voltage sense (feedback) input for DCDC3 and bypass output	
SW3	E1, F1	0	Switch node of DCDC3; connect output inductor	
PGND3	D1	-	Power GND connection for DCDC3 converter	
LOW DROPOUT REC	GULATORS			
VINLDO1	A2	I	Power input for LDO1	
VLDO1	A1	0	LDO1 output	
VLDO2	A4	0	LDO2 output	
INTERFACE				
SDATA	C2	I/O	RFFE data pin	
SCLK	C3	I	RFFE clock input	
ENABLE AND CONT	ROL			
CLK_REQ1	B3	I	Clock request signal1 used to enable and disable power resources	
CLK_REQ2	B4	I	Clock request signal2 used to enable and disable power resources	
DCDC3_SEL	D2	I	Voltage scaling input to change the output voltage between two settings	
VCON_DCDC3	D3	I	Analog voltage scaling input for DCDC3	
PWRON	B1	I	Enable input; LOW=OFF; HIGH=ON; input voltage range up to VINDCDCx, VIN_ANA	
VDDIO	C1	I	Supply voltage input for GPIOs and output stages that sets the HIGH level voltage (I/O voltage); TPS657120 is held in reset if VDDIO is not in the valid range of operation	

# 4 Specifications

### 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
Voltage		all pins except A/PGND pins and pins listed below with respect to AGND	-0.3	6	V
	Voltago	VLDO1, VLDO2, VDDIO with respect to AGND	-0.3	3.6	V
	vollage	pin VDCDC3 with respect to AGND	-0.3	5.5	V
		pins SDATA, SCLK, DCDC3_SEL , GPIO_0, GPIO_1, CLK_REQ1, CLK_REQ2 , with respect to AGND	-0.3	VDDIO + 0.3	V
	Current	all non power pins		5	mA
	Current	power pins		2	А
TA	Operating free-air temperature		-40	85	°C
TJ	Maximum junction temperature			125	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Section 4.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 4.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{\text{pins}}^{(2)}$	500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
DCDC CONVER	TERS		·			
VINDCDC1, VINDCDC2, VINDCDC3	Input voltage range for step-down converter DCD	C1, DCDC2, DCDC3	2.8		5.5	۷
	Output voltage range for step-down converter	DCDC1, DCDC2	0.8		3.3	V
		DCDC3	0.1		3.6	V
L1, L2	Inductance at L1, L2		1	2.2	2.9	μH
L3	Inductance at L3		1	1.5	2.2	μH
C <sub>VINDCDC1/2</sub>	Input capacitance at VINDCDC1/2 <sup>(1)</sup>		4.7	10		μF
C <sub>VINDCDC3</sub>	Input capacitance at VINDCDC3 (1)		10	22		μF
C <sub>OUTDCDC1,2</sub>	Output capacitance at DCDC1 and DCDC2 $^{(1)}$		4.7	10	22	μF
C <sub>OUTDCDC3</sub>	Output capacitance at DCDC3 (1)		2.0	6	12	μF
LDOs; GENERI	C					
VINLDO1	Input voltage range for LDO1		2.0		5.5	V
VINLDO2 <sup>(2)</sup>	Input voltage for LDO2 <sup>(3)</sup>		2.8		5.5	V
$V_{LDO1}, V_{LDO2}$	Output voltage for LDOs		1.2		3.4	V

(1) Ceramic capacitors show an effect called DC Bias Effect. With a dc voltage applied to a ceramic capacitor, the effective capacitance is reduced. The table above therefore lists the minimum value as Capacitance. In order to meet the minimum capacitance, the nominal value may have to be scaled accordingly to take the drop of capacitance into account for a given dc voltage at the LDOs of dcdc converters. Input capacitors need to be placed as close as possible to the pins of TPS657120.

(2) Analog supply voltage VIN\_ANA

- (3) As this pin is used as the analog supply voltage, it needs to be tied to VINDCDCx
- 6 Specifications



# **Recommended Operating Conditions (continued)**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
C <sub>INLDO1</sub> C <sub>INLDO2</sub>	Input capacitance on LDO supply pins (1)	0.5			μF
C <sub>outLDO1</sub> , C <sub>outLDO2</sub>	Output capacitance on LDO1, LDO2 (1)	1		4.7	μF
V <sub>VDDIO</sub>	for RFFE interface at 1.2 V or 1.8 V	1.1		1.95	V
C <sub>VDDIO</sub>	Input capacitance on VDDIO	100			nF
C(C2V5)	Capacitance at internal supply at pin C2V5	0.5	1	10	μF
C(VREF1V0)	Bypass capacitance at internal reference VREF1V0	47	100	220	nF
T <sub>A</sub>	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

#### 4.4 Thermal Information

		TPS657120	
	THERMAL METRIC <sup>(1)</sup>	YFF (DSBGA)	UNIT
		30 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	58.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	0.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27.0	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	26.9	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report (SPRA953).

#### 4.5 Electrical Characteristics: General Functions

 $T_A = -40$ °C to +85°C, typical values are at  $T_A = 25$ °C (unless otherwise noted), see Section 4.12.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>SB</sub>	Standby supply current	PWRON=LOW; total current in STANDBY state into pins VINDCDC1/2, VINDCDC3 and VIN_ANA			55	μA
lq	Quiescent supply current	PWRON=HIGH, LDOs and DCDC converters =OFF			60	μA
IQ	Quiescent supply current	PWRON=HIGH, LDO1 and LDO2 and DCDC1 and DCDC2 = enabled in normal mode			170	μA

# 4.6 Electrical Characteristics: DCDC1 and DCDC2

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage		2.8		5.5	V
V <sub>DCDC1</sub> V <sub>DCDC2</sub>	DCDCx output voltage	25-mV steps up to 2.2 V; 50-mV steps above 2.2 V	0.8		3.3	V
V <sub>DCDC1</sub>	Default output	VDCDC1		1.7		V
V <sub>DCDC2</sub>	voltage	VDCDC2		2.65		v
	Continuous output	DCDC1 (VINDCDC1 ≥ 2.8 V)			300	mA
OUT(DCDCx)	current	DCDC2 (VINDCDC2 $\geq$ 2.8 V)			250	
	Quieseent eurrent	I <sub>LOAD</sub> = 0 mA, DCDCx_MODE = 0, Device not switching; for each DCDC1 and DCDC2		16	25	μA
IQ	Quiescent current	I <sub>LOAD</sub> = 0 mA, DCDCx_MODE = 1, Device switching; for each DCDC1 and DCDC2		3.5		mA

# Electrical Characteristics: DCDC1 and DCDC2 (continued)

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
	Accuracy	DCDCx_MODE = 1, $V_{IN}$ = 3.0 V to 5.5 V, $I_{LOAD}$ = 0 mA, tolerance is ±2% or ±25 mV whatever is larger	-2%		2%	
DODOWE		$\begin{array}{l} DCDCx\_MODE = 0, \ V_{IN} = 3.0 \ V \ to \ 5.5 \ V, \ I_{LOAD} = \\ 0 \ mA, \ +1\% \ voltage \ scaling \ active \end{array}$	-3%	1.25%	3.5%	
	Load regulation	DCDCx_MODE = 1, $V_{IN}$ = 3.0 V to 5.5 V; $I_{LOAD}$ = 25 mA to 225 mA; for DCDC1 and DCDC2		0.25		%/A
f <sub>SW</sub>	Switching frequency	DCDCx_MODE = 1, $V_{IN}$ = 3.0 V to 5.5 V	1.9	2.4	2.6	MHz
R <sub>DS(ON)</sub>	High-side FET On- resistance	For DCDC1 and DCDC2 with VINDCDCx = $3.6 \text{ V}$ , D = $100\%$		250	400	mΩ
R <sub>DS(ON)</sub>	Low-side FET On- resistance	For DCDC1 and DCDC2 with VINDCDCx = $3.6 \text{ V}$ , D = $100\%$		220	350	mΩ
I <sub>LK_HS</sub>	High-side FET leakage current	$T_J = 85^{\circ}C$ ; DCDC1, DCDC2; VINDCDC1 = VINDCDC2 = 5.5 V			2	μA
I <sub>LK_LS</sub>	Low-side FET leakage current	$T_J = 85^{\circ}C$ ; DCDC1, DCDC2; VINDCDC1 = VINDCDC2 = 5.5 V			3	μA
I <sub>HS_LIMF</sub>	High-side forward current limit	2.9 V $\leq$ V <sub>IN_DCDC1</sub> $\leq$ 5.5 V; for DCDC1	500	650	800	mA
I <sub>LS_LIMF</sub>	Low-side forward current limit	2.9 V $\leq$ V <sub>IN_DCDC1</sub> $\leq$ 5.5 V; for DCDC1	500	650	800	mA
I <sub>HS_LIMF</sub>	High-side forward current limit	2.9 V $\leq$ V <sub>IN_DCDC2</sub> $\leq$ 5.5 V; for DCDC2	425	600	775	mA
I <sub>LS_LIMF</sub>	Low-side forward current limit	2.9 V $\leq$ V <sub>IN_DCDC2</sub> $\leq$ 5.5 V; for DCDC2	425	600	775	mA
	DCDC1, DCDC2 output voltage ripple	$V_{\text{IN}}$ = 3.6 V; $V_{\text{OUT}}$ = 1.7 V to 2.65 V; Io = 10 mA to 300 mA; L = 1.5uH, RSL = 50 mR; Co = 10 $\mu\text{F}$		10	25	mVpp
		VINDCDCx = 3.7 V, Vo = 1.7 V or Vo = 2.65 V; lo = 80 mA to 150 mA	88%	93%		
	Efficiency	VINDCDCx = $3.7 \text{ V}$ , Vo = $1.7 \text{ V}$ or Vo = $2.65 \text{ V}$ ; Io = $300 \mu\text{A}$	80%			
		VINDCDCx = 3.7 V, Vo = 1.7 V or Vo = 2.65 V; Io = 100 $\mu$ A		45%		
	Pulse skipping	Output current when device switches from PFM to PWM automatically; V_{IN} = 3.6 V, V_{OUT} = 1.7 V		140		<b>m</b> 4
	threshold	output current when device switches from PFM to PWM automatically; $V_{\text{IN}}$ = 3.6 V, $V_{\text{OUT}}$ = 2.65 V		60		IIIA
PSRR	Power supply rejection ratio	$V_{\text{IN}}$ = 3.6 V, $I_{\text{LOAD}}$ = 150 mA, 10 Hz < f < 10 kHz, Vo = 1.7 V and Vo = 2.65 V		40		dB
		$V_{\text{IN}}$ = 3.6 V, $I_{\text{LOAD}}$ = 100 mA, Vo = 1.7 V and Vo = 2.65 V				
	Output noise	1 kHz < f < 100 kHz			2	µV/√Hz
	-	100 kHz < f < 1 MHz			0.2	
		1 MHz < f < 10 MHz; not including f(sw)			0.1	
V <sub>DCDCPG</sub> -falling	Power good threshold	VDCDCx falling	VDCDCx -15%		VDCDCx - 7%	
V <sub>DCDCPG</sub> -rising	Power good threshold	VDCDCx rising		VDCDCx – 3%		
t <sub>Start</sub>	Start-up time	Time to start switching, measured from end of MIPI command enabling converter			225	μs
t <sub>Ramp</sub>	V <sub>OUT</sub> Ramp UP time	Time to ramp from 5% to 95% of $V_{\text{OUT}}$			200	μs
R <sub>Discharge</sub>	Discharge resistor		250	400	600	Ω

# 4.7 Electrical Characteristics: DCDC3

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V <sub>IN</sub>	Input voltage		2.8		5.5	V
V	DCDC3 output	output voltage defined by internal resistor divider; DCDC3_CTRL:VCON = 0	0.8		3.60	
V <sub>DCDC3</sub> voltage		output voltage defined by VCON input; DCDC3_CTRL:VCON = 1	0.1		3.60	v
I <sub>OUT(DCDC3)</sub>	Continuous output current	DCDC3			2200	mA
		$I_{LOAD} = 0$ mA, DCDC3_MODE = 0, Device not switching		26	46	μA
IQ	Quiescent current	$I_{LOAD} = 0$ mA, DCDC3_MODE = 1, Device switching		6		mA
		$ \begin{array}{l} DCDC3\_MODE = 1, \ I_{LOAD} = 0 \ mA, \ T_A = 25^{\circ}C; \\ C_{OUT} = 2 \ x \ 4.7 \ \mu F + 2.2 \ \mu F \end{array} $	-2%		2%	
		$ \begin{array}{l} DCDC3\_MODE = 1, \ I_{LOAD} = 0 \ mA, \ T_A = -40 - \\ 85^{\circ}C; \\ C_{OUT} = 2 \ x \ 4.7 \ \mu F + 2.2 \ \mu F \end{array} $	-2.5%		2.5%	
Veenee	voltage setting with register; DCDC3_CTRL:VCO N = 0	$\begin{array}{l} DCDC3\_MODE = 0, \ I_{LOAD} = 0 \ \text{mA}, \ T_A = 25^\circ\text{C}; \\ C_{OUT} = 2 \ x \ 4.7 \ \mu\text{F} \ + 2.2 \ \mu\text{F} \\ \text{the output voltage tolerance is } \pm 3\% \ \text{or } \pm 45 \ \text{mV} \\ \text{whichever is larger} \end{array}$	-3%		3%	
VDCDC3		$\begin{array}{l} DCDC3\_MODE = 0, \ I_{LOAD} = 0 \ mA, \ T_A = -40 - \\ 85^{\circ}C; \\ C_{OUT} = 2 \ x \ 4.7 \ \mu F \ + \ 2.2 \ \mu F \\ the \ output \ voltage \ tolerance \ is \ \pm 3\% \ or \ \pm 45 \ mV \\ whichever \ is \ larger \end{array}$	-3%		3%	
	Accuracy for VCON operation; DCDC3_CTRL:VCO N = 1	Vo = 0.1 V to 3.6 V; $C_{OUT}$ = 2 x 4.7 $\mu$ F + 2.2 $\mu$ F; PWM mode forced automatically; accuracy in VCON mode is ±5% or ±25 mV, whichever is larger	-5%		5%	
f <sub>SW</sub>	Switching frequency	DCDC3_MODE = 1 or DCDC3_CTRL:VCON = 1	2100	2300	2700	kHz
D	High-side MOSFET on-resistance	$V_{IN\_DCDC3}$ = 3.6 V, 100% duty cycle		75	120	mΩ
HDS(ON)	Low-side MOSFET on-resistance	$V_{IN\_DCDC3}$ = 3.6 V, 0% duty cycle		110	180	mΩ
I <sub>LK_HS</sub>	High-side leakage current	T <sub>J</sub> = 85°C; VINDCDC3=4.2 V			3	μA
I <sub>LK_LS</sub>	Low-side leakage current	T <sub>J</sub> = 85°C; VINDCDC3=4.2 V			3	μA
I <sub>LIM</sub>	High-side current limit	$2.9 \text{ V} \leq \text{V}_{\text{IN}\_\text{DCDC3}} \leq 5.5 \text{ V}$	2400	3000	3600	mA
I <sub>LIM</sub>	Low-side current limit	$2.9 \text{ V} \leq \text{V}_{\text{IN}\_\text{DCDC3}} \leq 5.5 \text{ V}$	2200	2800	3400	mA
h na	Low-side negative	$2.9 \text{ V} \le \text{V}_{\text{IN}_{\text{DCDC3}}} \le 5.5 \text{ V}; \text{EN}_{\text{nILIM}_{\text{xI}}=1}$	1000	1500	2000	mA
LIM	current limit	$2.9 \text{ V} \leq \text{V}_{\text{IN}_{\text{DCDC3}}} \leq 5.5 \text{ V}; \text{EN}_{\text{nILIM}_{\text{xI}}=0$		200		mA
	Duty cycle	V <sub>IN</sub> = 3.6 V	2%		100%	
	DCDC3 output voltage ripple	$V_{\text{IN}}$ = 5 V; $V_{\text{OUT}}$ = 3.4 V; Io=2 A; L=1.5 $\mu\text{H},$ ESR=90 mR; Co=10 $\mu\text{F}$		10	50	mVpp
	DCDC3 load transient response	$V_{\text{IN}}$ = 5 V; $V_{\text{OUT}}$ = 3.4 V; Io=200 mA to 1.8 A; L=1.5 $\mu\text{H},$ ESR=90 mR; Co=10 $\mu\text{F};$ dt=10 $\mu\text{s}$		100		mV
		VINDCDCx=3.7 V, Vo=3.4 V; Io=1500 mA	80%			
	Efficiency	VINDCDCx=3.7 V, Vo=3.4 V; Io=400 mA	90%			
		VINDCDCx=3.7 V, Vo=2.0 V; lo=10 mA	80%			

# Electrical Characteristics: DCDC3 (continued)

 $T_A = -40^{\circ}C$  to +85°C, typical values are at  $T_A = 25^{\circ}C$  (unless otherwise noted); see Section 4.12.

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
		V <sub>IN</sub> = 3.6 V, I <sub>LOAD</sub> = 100 mA, Vo=2.65 V				
	Output naios	1 kHz < f < 100 kHz			3	
	Output noise	100 kHz < f < 1 MHz			0.2	μv/νнz
		1 MHz < f < 10 MHz			0.1	
V <sub>DCDCPG</sub> -falling	Power good threshold	VDCDCx falling	VDCDCx - 14%		VDCDCx - 7%	
V <sub>DCDCPG</sub> -rising	Power good threshold	VDCDCx rising		VDCDCx - 5%		
t <sub>Start</sub>	Start-up time	Time to start switching, measured from end of RFFE command enabling converter			175	μs
t <sub>Ramp</sub>	V <sub>OUT</sub> Ramp UP time	Time to ramp from 5% to 95% of $V_{OUT}$ ; DCDC3_CTRL:IMMEDIATE = 1; $V_{OUT}$ = 3.4 V			30	μs
	Rise and fall time	dVo=±1 V; lo=450 mA; Co=10 $\mu\text{F};$ DCDC3_SEL mode			30	μs
	Ramp time in VCON mode				10	μs
	VCON input voltage		0.2		2.1	V
	VCON slew rate			300		mV/µs
	VCON input resistance			1		MΩ
	VCON gain	Typical adjustable range	1.3		2.7	
	VCON offset		-350		0	mV
R <sub>Discharge</sub>	Discharge resistor		250	400	500	Ω
	Voltage between VINDCDC3 and VDCDC3				5.5	V
	Bypass switch current limit	VINDCDCx= 2.8 V to 5.5 V; not tested in production	2000	2500	3000	mA
	Bypass switch current limit response time			10		μs
	Resistance from VINDCDC3 to VDCDC3	Bypass switch closed; not including the parallel path through high side switch and inductor		100	170	mΩ
	Leakage current from VINDCDC3 to VDCDC3	When bypass switch is open			10	μA
	Bypass switch over-	Sensed at VDCDC3; bypass enabled bit is cleared when voltage is exceeded; rising edge		4.0		V
	voltage protection	Sensed at VDCDC3; bypass enabled bit is cleared when voltage is exceeded; falling edge		3.7		v

# 4.8 Electrical Characteristics: RF-LDOs

PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
V	Input voltage	LDO1	2.0	5.5	V
VIN	input voltage	LDO2, analog supply voltage input	2.8	5.5	v
	LDO output voltage for RF-LDOs	50-mV steps	1.2	3.4	V
V <sub>LDOx</sub>	LDO voltage accuracy	ECO = 0	-2%	2%	
		ECO = 1	-5%	5%	

# Electrical Characteristics: RF-LDOs (continued)

 $T_A = -40^{\circ}C$  to +85°C, typical values are at  $T_A = 25^{\circ}C$  (unless otherwise noted); see *Section 4.12*.

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
1	LDO continuous	LDO1	10			
OUT(LDOx)	output current	LDO2	10			ma
1	LDO aurrant limit	LDO1	20		80	
SHORT(LDOx)	LDO current limit	LDO2	20		80	ma
V	Dropout voltago $(1)$	$I_{OUT(LDO1)} = 10 \text{ mA}; \text{VINLDO1}=2.0 \text{ V}$			250	m\/
V DO(LDOx)		I <sub>OUT(LDO2)</sub> = 10 mA; VINLDO2=3.0 V			250	IIIV
	Line regulation	$V_{\text{IN}}$ = $V_{\text{LDO}}$ + 0.5 V & I_{\text{LOAD}} = 10 mA for LDO1 and for LDO2	-1%		1%	
	Load regulation; ECO = 0	LDO1 and LDO2: $I_{LOAD}$ = 50 µA to 10 mA			40	mV
	Load regulation; ECO = 1	LDO1 and LDO2: I <sub>LOAD</sub> = 0 mA to 1 mA	-5%		5%	
	Line transient response	$dV/dt = \pm 0.5 V/\mu s$	-50		50	mV
	Load transient response	for LDO1 and LDO2: dl/dt = 100 mA/µs; 1-mA to 10-mA load step			50	mV
PSRR	Power supply rejection ratio	f = 10 Hz to 1 kHz, V <sub>IN</sub> - V <sub>OUT</sub> $\ge$ 0.5 V, I <sub>LOAD</sub> = 10 mA	63			dB
	Output voltage noise	f = 10 Hz to 100 kHz, $V_{IN}$ - $V_{OUT} \ge 0.5$ V , $I_{LOAD}$ = 10 mA		30		μVrms
1	Quieseent ourrent	ECO = 1; $I_{LOAD} \le 1$ mA for LDO1, LDO2			16	μA
P	Quiescent current	ECO = 0; $I_{LOAD} \le 10$ mA for LDO1, LDO2			40	μA
	ECO exit time	Minimum wait time before the full current can be drawn after ECO is set 0			50	μs
t <sub>Ramp</sub>	V <sub>OUT</sub> ramp up time	Time to ramp from 5% to 95% of V <sub>OUT</sub> ; I <sub>OUT</sub> = 10 mA; Co=4.7 $\mu\text{F};$ Vo=1.8 V		850	1000	μs
t <sub>Ramp</sub>	V <sub>OUT</sub> ramp up time	Time to ramp from 5% to 95% of V <sub>OUT</sub> ; I <sub>OUT</sub> = 10 mA; Co=4.7 $\mu\text{F};$ Vo=2.8 V		1000	1200	μs
V <sub>LDOPG-falling</sub>	Power good threshold	VDCDCx falling	VLDOx - 14%		VLDOx - 7%	
V <sub>LDOPG</sub> -rising	Power good threshold	VDCDCx rising		VLDOx - 5%		
R <sub>Discharge</sub>	Discharge resistance at LDOx output	LDOx disabled	200	325	450	Ω

(1)  $V_{DO} = V_{IN} - V_{OUT}$ , where  $V_{OUT} = V_{OUT(NOM)} - 2\%$ 

# 4.9 Electrical Characteristics: Digital Inputs, Digital Outputs

 $T_A = -40^{\circ}C$  to +85°C, typical values are at  $T_A = 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
RFFE INTE	RFACE					
V <sub>VDDIO</sub>	VDDIO voltage	VDDIO = 1.2 V	1.1	1.2	1.3	V
		VDDIO = 1.8 V	1.65	1.8	1.95	V
I <sub>VIO-IN</sub>	I/O voltage average input current for SDATA, SCLK	VDDIO=1.8 V; average during a 26-MHz write			1.25	mA
CL	Load capacitance	Half-speed readback; not including TPS657120 pin capacitance			50	pF
V <sub>OL</sub>	Low level output voltage for SDATA, SCLK	I <sub>OL</sub> = 2 mA	0		0.2 × VDDIO	V

Copyright © 2013–2015, Texas Instruments Incorporated

# Electrical Characteristics: Digital Inputs, Digital Outputs (continued)

 $T_{A}$  = –40°C to +85°C, typical values are at  $T_{A}$  = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V <sub>OH</sub>	High level output voltage for SDATA, SCLK	I <sub>OH</sub> = -2 mA	0.8 × VDDIO		VDDIO	V
V <sub>TP</sub>	INPUT: Positive going threshold voltage	VDDIO = 1.2 V or 1.8 V	0.4 × VDDIO		0.7 × VDDIO	V
V <sub>TN</sub>	INPUT: Negative going threshold voltage	VDDIO = 1.2 V	0.28 × VDDIO		0.6 × VDDIO	V
V <sub>TN</sub>	INPUT: Negative going threshold voltage	VDDIO = 1.8 V	0.3 × VDDIO		0.6 × VDDIO	V
V <sub>H</sub>	INPUT: Hysteresis voltage (VTP-VTN)	VDDIO = 1.2 V or 1.8 V	0.1 × VDDIO		0.4 × VDDIO	V
V <sub>IORST</sub>	RFFE I/O voltage reset voltage level	RFFE interface is in reset when VDDIO is below that voltage			0.95	V
IIH	SDATA = 0.8 x VDDIO		-2		10	
	SCLK = 0.8 x VDDIO		-1		10	uA
I <sub>IL</sub>	SDATA = 0.2 x VDDIO		-2		5	
-	SCLK = 0.2 x VDDIO		-1		1	uA
GENERIC	I/Os	+				
V <sub>IL</sub>	Low-level input voltage	PWRON	0		0.4	
		GPIO_0, GPIO_1, CLK_REQ1, CLK_REQ2 , DCDC3_SEL; SDATA, SCLK	0		0.3 × VDDIO	V
V <sub>IH</sub>	High-level input voltage	PWRON	1.1		Vcc	
		GPIO_0, GPIO_1, CLK_REQ1, CLK_REQ2 , DCDC3_SEL, SDATA, SCLK	0.7 × VDDIO		VDDIO	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1 mA for VDDIO=1.8 V	0		0.2	V
V <sub>OH</sub>	High-level output voltage	For pins configured as push-pull ouput to VDDIO; $I_{OH}$ = 1 mA for VDDIO=1.8 V	VDDIO - 0.2		VDDIO	V
		For pins configured as open-drain ouput			Vcc	
I <sub>OL</sub>	Low-level output current	VDDIO ≥ 1.8 V			1	4
	Low-level output current	VDDIO = 1.2 V			0.1	mA
I <sub>OH</sub>	High-level output current	VDDIO ≥ 1.8 V			1	
		VDDIO = 1.2 V			0.1	mA
I <sub>LKG</sub>	Input leakage current	Input pins tied to VILor VIH			0.2	μA
TdHL	CLK_REQ1, CLK_REQ2, DCDC3_SEL delay for HIGH to LOW change				2	μs
TdLH	CLK_REQ1, CLK_REQ2, DCDC3_SEL delay for LOW to HIGH change				2	μs
TdLH	PWRON delay for LOW to HIGH change	For TPS657120 in STANDBY mode going to ACTIVE		4	30%	ms



### 4.10 Electrical Characteristics: Thermal Shutdown, Undervoltage Lockout

 $T_A = -40^{\circ}C$  to +85°C, typical values are at  $T_A = 25^{\circ}C$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Thermal shutdown temperature rising threshold		136	148	160	°C
Thermal shutdown temperature hysteresis	Temperature falling		20		°C
UVLO threshold	Supply voltage rising			2.7	V
UVLO threshold	Supply voltage falling			2.6	V

### 4.11 Electrical Characteristics: RFFE Timing Parameters

 $T_A=-40^\circ C$  to +85°C, typical values are at  $T_A=25^\circ C$  (unless otherwise noted)

			MIN	NOM	MAX	UNIT
f <sub>CLK</sub>	SCLK frequency	For write access	0.032		26	MHz
f <sub>CLK_HALF</sub>	SCLK half-speed frequency	For read access	0.032		13	MHz
T <sub>SCLKIH</sub>	SCLK input high time	For full-speed write access	11.25			ns
T <sub>SCLKIL</sub>	SCLK input low time	For full-speed write access	11.25			ns
-	Data actus time	VDDIO = 1.8 V	1			20
IS	Data setup time	VDDIO = 1.2 V	4			ns
Т <sub>Н</sub>	Data hold time		5			ns
T <sub>D</sub>	Time for data output valid from SCLK rising edge	TPS657120 is a half-speed device for read operations	0		22	ns
T <sub>SDATAOTR</sub> L	SDATA output transition (rise/fall) time		2.1		6.5	ns
T <sub>SDATAZ</sub>	Data drive release time				10	ns



Figure 4-1. MIPI RFFE Received Clock Signal Constraints









. \_\_\_\_ Signal not driven; pull-down only

 $T_{_{\rm SDATAZ}}$  is measured from SCLK VOL level for the master device driving SCLK and SDATA line  $T_{_{\rm SDATAZ}}$  is measured from SCLK VTN level for a device receiving SCLK and driving SDATA line





Figure 4-4. MIPI RFFE Data Setup and Hold Timing



### 4.12 Typical Characteristics

at  $T_A = 25^{\circ}C$  (unless otherwise noted)

The graphs have been generated using the evaluation module (EVM) with the passive components as specified in the recommended operating conditions unless listed below at  $T_A = 25$ °C, unless otherwise specified:

- L1 = L2 = DFE201610C-2R2
- L3 = DFE252010-1R5
- CoutDCDC1,2 = 10 μF (GRM188R61A106ME69)
- CoutDCDC3 = 4.7 μF + 2.2 μF (GRM188R60J475KE19 + GRM185R60J225)
- CoutLDO1,2 = 4.7 μF (GRM188R60J475KE19)

#### Table 4-1. Table of Graphs

		FIGURE
Efficiency DCDC1 vs Load current / PWM mode	V <sub>O</sub> = 1.7 V; V <sub>I</sub> = 3.0 V, 3.8 V, 4.2 V, 5.0 V	Figure 4-5
Efficiency DCDC1 vs Load current / PFM mode	V <sub>O</sub> = 1.7 V; V <sub>I</sub> = 3.0 V, 3.8 V, 4.2 V, 5.0 V	Figure 4-6
Efficiency DCDC2 vs Load current / PWM mode	V <sub>O</sub> = 2.65 V; V <sub>I</sub> = 3.0 V, 3.8 V, 4.2 V, 5.0 V	Figure 4-7
Efficiency DCDC2 vs Load current / PFM mode	$V_{O} = 2.65 \text{ V}; V_{I} = 3.0 \text{ V}, 3.8 \text{ V}, 4.2 \text{ V}, 5.0 \text{ V}$	Figure 4-8
Efficiency DCDC3 vs Load current / PWM mode	$V_{O} = 0.85 \text{ V}; V_{I} = 3.0 \text{ V}, 3.8 \text{ V}, 4.2 \text{ V}, 5.0 \text{ V}$	Figure 4-9
Efficiency DCDC3 vs Load current / PFM mode	$V_{O} = 0.85 \text{ V}; V_{I} = 3.0 \text{ V}, 3.8 \text{ V}, 4.2 \text{ V}, 5.0 \text{ V}$	Figure 4-10
Efficiency DCDC3 vs Load current / PWM mode	V <sub>O</sub> = 2.0 V; V <sub>I</sub> = 3.0 V, 3.8 V, 4.2 V, 5.0 V	Figure 4-11
Efficiency DCDC3 vs Load current / PFM mode	$V_{O} = 2.0 \text{ V}; V_{I} = 3.0 \text{ V}, 3.8 \text{ V}, 4.2 \text{ V}, 5.0 \text{ V}$	Figure 4-12
Efficiency DCDC3 vs Load current / PWM mode	$V_{O} = 3.4 \text{ V}; V_{I} = 3.6 \text{ V}, 3.8 \text{ V}, 4.2 \text{ V}, 5.0 \text{ V}$	Figure 4-13
Efficiency DCDC3 vs Load current / PFM mode	$V_{O} = 3.4 \text{ V}; V_{I} = 3.6 \text{ V}, 3.8 \text{ V}, 4.2 \text{ V}, 5.0 \text{ V}$	Figure 4-14
Load transient response DCDC1 in PWM mode	$I_{O}\text{=}$ 30 mA to 270 mA; $V_{O}$ = 1.7 V; $V_{I}$ = 3.6 V	Figure 4-15
Load transient response DCDC1 in PFM mode	$I_{O}$ = 30 mA to 270 mA; $V_{O}$ = 1.7 V; $V_{I}$ = 3.6 V	Figure 4-16
Load transient response DCDC2 in PWM mode	$I_{O}\text{=}$ 30 mA to 270 mA; $V_{O}$ = 2.65 V; $V_{I}$ = 3.6 V	Figure 4-17
Load transient response DCDC2 in PFM mode	$I_{O}\text{=}$ 30 mA to 270 mA; $V_{O}$ = 2.65 V; $V_{I}$ = 3.6 V	Figure 4-18
Load transient response DCDC3 in PFM mode	$I_{O}\text{=}$ 100 mA to 900 mA; $V_{O}$ = 2.0 V; $V_{I}$ = 3.6 V	Figure 4-19
Load transient response DCDC3 in PFM mode	$I_{O}\text{=}$ 200 mA to 1800 mA; $V_{O}$ = 3.4 V; $V_{I}$ = 3.8 V	Figure 4-20
Line transient response DCDC1 in PWM mode	$V_{O}$ = 1.7 V; $V_{I}$ = 3.6 V to 4.2 V; $I_{O}$ = 100 mA	Figure 4-21
Line transient response DCDC1 in PFM mode	$V_{O}$ = 1.7 V; $V_{I}$ = 3.6 V to 4.2 V; $I_{O}$ = 100 mA	Figure 4-22
Line transient response DCDC2 in PWM mode	$V_{\text{O}}\text{=}$ 2.65 V; $V_{\text{I}}$ = 3.6 V to 4.2 V; Load = 26.5 $\Omega$ at 100 mA	Figure 4-23
Line transient response DCDC2 in PFM mode	$V_{\text{O}}\text{=}$ 2.65 V; $V_{\text{I}}$ = 3.6 V to 4.2 V; Load = 26.5 $\Omega$ at 100 mA	Figure 4-24
Line transient response DCDC3 in PFM mode	$V_{O}$ = 2.0 V; $V_{I}$ = 3.6 V to 4.2 V; Load = 1.6 $\Omega$ at 1.25 A	Figure 4-25
Line transient response DCDC3 in PFM mode	$V_{O}$ = 3.4 V; $V_{I}$ = 3.6 V to 4.2 V; Load = 3.1 $\Omega$ at 1.1 A	Figure 4-26
PSRR for DCDC1	$V_{O} = 1.7 \text{ V}; V_{I} = 3.6 \text{ V}; \text{ Load} = 80 \text{ mA}, 150 \text{ mA}$	Figure 4-27
PSRR for DCDC2	$V_{O}$ = 2.65 V; $V_{I}$ = 3.6 V; Load = 80 mA, 150 mA	Figure 4-28
PSRR for DCDC3	$V_{O}$ = 2.0 V; $V_{I}$ = 3.6 V; Load = 80 mA, 150 mA	Figure 4-29
PSRR for DCDC3	$V_{O} = 3.4 \text{ V}; V_{I} = 3.6 \text{ V}; \text{ Load} = 80 \text{ mA}, 150 \text{ mA}$	Figure 4-30
Load transient response for LDO1 in PFM mode	$I_{O}$ = 1 mA to 9 mA; $V_{O}$ = 1.8 V; $V_{I}$ = 3.6 V	Figure 4-31
Load transient response for LDO2 in PFM mode	$I_{O}$ = 1 mA to 9 mA; $V_{O}$ = 2.8 V; $V_{I}$ = 3.6 V	Figure 4-32
Line transient response LDO1	$V_{O}$ = 1.8 V; $V_{I}$ = 3.6 V to 4.2 V; Load = 180 $\Omega$ at 10 mA	Figure 4-33
Line transient response LDO2	$V_{O}$ = 2.8 V; $V_{I}$ = 3.6 V to 4.2 V; Load = 280 $\Omega$ at 10 mA	Figure 4-34
PSRR for LDO1	$V_0$ = 1.8 V; Load = 10 mA; $V_1$ = 2.7 V, 3.3 V	Figure 4-35
PSRR for LDO2	$V_0 = 2.8 \text{ V}; \text{ Load} = 10 \text{ mA}; V_1 = 3.3 \text{ V}, 3.6 \text{ V}$	Figure 4-36
Output noise for LDO1	$V_O$ = 1.8 V; Load = 180 $\Omega$ at 10 mA; $V_I$ = 3.6 V	Figure 4-37
Output noise for LDO2	$V_O$ = 2.8 V; Load = 280 $\Omega$ at 10 mA; $V_I$ = 3.6 V	Figure 4-38
Startup DCDC1, DCDC2, LDO1, and LDO2	V <sub>I</sub> = 3.6 V; Load = Open	Figure 4-39

Copyright © 2013–2015, Texas Instruments Incorporated

TEXAS INSTRUMENTS







**TPS657120** SLVSBO3A-DECEMBER 2013-REVISED DECEMBER 2015 Texas Instruments









EXAS

**ISTRUMENTS** 



#### TPS657120 SLVSBO3A – DECEMBER 2013 – REVISED DECEMBER 2015



# 5 Detailed Description

## 5.1 Overview

The TPS657120 is an integrated power management device for Baseband and RF-PA power. The device consists of three step-down converters and two LDOs.

### 5.2 Functional Block Diagram





#### 5.3 Feature Description

#### 5.3.1 Default Settings

See Table 5-1 for the default output voltages for the DCDC converters and the LDOs. For DCDC1 to DCDC3 and LDO1 and LDO2, there are two registers defining the output voltage. DCDC3\_SEL allows to switch in between the two output voltages defined in the \_OP and \_AVS register of DCDC3. For the other DCDC converters and LDOs, switching is possible by a register Bit.

CONVERTER / LDO REGISTER	TPS657120 DEFAULT OUTPUT VOLTAGE SETTING
DCDC1_OP / DCDC1_AVS	1.7 V / 1.7 V
DCDC2 OP / DCDC2 AVS	2.65 V / 2.65 V
DCDC3_OP / DCDC3_AVS	3.6 V / 3.6 V
	1.8 V
LDO2_OP	2.8 V
CONVERTER / LDO REGISTER	TPS657121 DEFAULT OUTPUT VOLTAGE SETTING
DCDC1_OP / DCDC1_AVS	1.2 V / 1.2 V (for DIG)
DCDC2_OP / DCDC2_AVS	TBD (for LVANA or ANALOG)
DCDC3_OP / DCDC3_AVS	TBD (for LVANA or RF-PA)
LDO1_OP	2.7 V (for VVANA)
LDO2_OP	2.8 V (for TCXO)

#### Table 5-1. Default Output Voltages

#### 5.3.2 Linear Regulators

The power management core has 2 high PSRR, low noise LDOs with different output current capabilities. Each LDO output voltage can be set independently through the communication bus (see Table 5-19) and the transition occurs immediately if the LDO is enabled.

#### 5.3.2.1 Low Quiescent Current (Eco) Mode

Each LDO is equipped with a low quiescent current mode that can enabled or disabled separately by setting the ECO bit = 1.

#### 5.3.2.2 Output Discharge

Each LDO is equipped with an output discharge bit. When the bit is set to 1, the output of the LDO will be discharged to ground with the equivalent of a  $300-\Omega$  resistor if the LDO is disabled. If the LDO is enabled, the discharge bit is ignored.

#### 5.3.2.3 LDO Enable

The LDOs enable/disable is part of the flexible power-up and power-down state machine. Each LDO can be programmed such that it is powered up automatically in one of the 15 time slots after a power-on condition occurs or is controlled by a dedicated pin. Pins CLK\_REQ1 and CLK\_REQ2 can be mapped to any resource (LDOs, dcdc converters) to enable or disable it.

#### 5.3.2.4 LDO Voltage Range

The output voltage range for the LDOs is 1.2 V to 3.3 V.

#### 5.3.2.5 LDO Power Good Comparator

The output voltage of each LDO is supervised by an internal power good comparator. Its output is setting and clearing the PGOOD Bits in register PGOOD. The power good Bits are not valid if the LDO is enabled but the input voltage to the LDO is below 1 V.

# 5.3.3 Step-down Converters DCDC1 and DCDC2

The TPS657120 step down converters operate with typically 2.25-MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. With DCDCx\_MODE bit set to 0, at light load currents the converter can automatically enter Power Save Mode and operates then in PFM mode.

During PWM operation the converter uses a unique fast response voltage mode control scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the High Side MOSFET switch is turned on. The current flows now from the input capacitor via the High Side MOSFET switch through the inductor to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips and the control logic will turn off the switch. The current limit comparator will also turn off the switch in case the current limit of the High Side MOSFET switch is exceeded. After an off time preventing shoot through current, the Low Side MOSFET rectifier is turned on and the inductor current will ramp down. The current flows now from the inductor to the output capacitor and to the load. It returns back to the inductor through the Low Side MOSFET rectifier.

The next cycle is initiated by the clock signal again turning off the Low Side MOSFET rectifier and turning on the on the High Side MOSFET switch. A 180° phase shift between DCDC1 and DCDC2 decreases the input RMS current and synchronizes the operation of the two dcdc converts. The feedback pin (VDCDCx) must directly be connected to the output voltage of the DCDC converter and no external resistor network must be connected.

## 5.3.4 Power Save Mode

The Power Save Mode is enabled with the DCDCx\_MODE bit set to *0*. If the load current decreases, the converter will enter Power Save Mode operation automatically. During Power Save Mode the converter skips switching and operates with reduced frequency in PFM mode with a minimum quiescent current to maintain high efficiency. The converter positions the output voltage typically +1% above the nominal output voltage. This voltage positioning feature minimizes voltage drops caused by a sudden load step. The transition from PWM mode to PFM mode occurs once the inductor current in the Low Side MOSFET switch becomes zero, which indicates discontinuous conduction mode. During the Power Save Mode the output voltage is monitored with a PFM comparator. As the output voltage falls below the PFM comparator threshold of VOUT nominal +1%, the device starts a PFM current pulse. The High Side MOSFET switch will turn on, and the inductor current ramps up. After the On-time expires, the switch is turned off and the Low Side MOSFET switch is turned on until the inductor current becomes zero. The converter effectively delivers a current to the output voltage is equal or higher than the PFM comparator threshold, the device stops switching and enters a sleep mode with typical 25- $\mu$ A current consumption.

If the output voltage is still below the PFM comparator threshold, a sequence of further PFM current pulses are generated until the PFM comparator threshold is reached. The converter starts switching again once the output voltage drops below the PFM comparator threshold. With a fast single threshold comparator, the output voltage ripple during PFM mode operation can be kept small. The PFM Pulse is time controlled, which allows to modify the charge transferred to the output capacitor by the value of the inductor. The resulting PFM output voltage ripple and PFM frequency depend in first order on the size of the output capacitor and the inductor value. Increasing output capacitor values and inductor values will minimize the output ripple. The PFM frequency decreases with smaller inductor values and increases with larger values. The PFM mode is left and PWM mode is entered in case the output current can not longer be supported in PFM mode. The Power Save Mode can be disabled by setting Mode pin to high. The converter will then operate in fixed frequency PWM mode.



## 5.3.5 Dynamic Voltage Positioning (Optional)

This feature reduces the voltage under/overshoots at load steps from light to heavy load and heavy to light. It is active in Power Save Mode and regulates the output voltage 1% higher than the nominal value. This provides more headroom for both the voltage drop at a load step, and the voltage increase at a load throw-off. Dynamic voltage positioning is an optional feature set at TI and can be enabled / disabled on request.



## 5.3.6 Soft Start / Enable

#### Step-Down converter ENABLE

The step-down converter enable/disable is part of the flexible power-up and power-down state machine. Each converter can be programmed such that it is powered up automatically in one of the 15 time slots after a power-on condition occurs or is controlled by a dedicated pin. Pins CLK\_REQ1 and CLK\_REQ2 can be mapped to any resource (LDOs, dcdc converter) to enable or disable it.

#### Step-Down converter SOFT START

The step-down converters in TPS657120 have an internal soft start circuit that controls the ramp up of the output voltage. The output voltage ramps up from 5% to 95% of its nominal value within a time defined in the electrical spec. This limits the inrush current in the converter during start up and prevents possible input voltage drops when a battery or high impedance power source is used. The Soft start circuit is enabled after the start up time  $t_{Start}$  has expired. For DCDC3, there is an option to set two different values for the start-up and ramp-time. For applications that require a fast response, set DCDC3\_CTRL:RAMP\_TIME = 1.

During soft start, the output voltage ramp up is controlled as shown in Figure 5-1.



# 5.3.7 Dynamic Voltage Scaling (DVS) for DCDC1, DCDC2 and DCDC3

The DCDC converters in TPS657120 allow to change the output voltage during operation by changing the register content or by switching between the settings defined by DCDCx\_OP and DCDCx\_AVS registers. Switching between DCDCx\_OP and DCDCx\_AVS registers is done by pin DCDC3\_SEL. The name indicates that the pin is used for DCDC3 exclusively but DCDC1 and/or DCDC2 could be mapped to the pin same as DCDC3 to change in between two different output voltages by toggling the pin. Mapping of the voltage scaling function is done by DCDCx\_CTRL registers bit DCDCx\_SEL\_CTRL for each of the converters. When a change in output voltage occurs, the new voltage will be ramped to either immediately if DCDCx\_CTRL:IMMEDIATE=1 or the slew rate defined by DCDCx\_CTRL:TSTEP with the IMMEDIATE bit set to 0. The slew rate control is implemented such that TSTEP defines the time from one output voltage step to the next, stepping through all steps until the new target is reached. While the voltage change is active, the converter is forced to PWM mode to allow defined rise and fall times of the output voltage. DVS is not active for DCDC3 when operated in VCON mode but the converter will follow the analog signal at VCON.

The DVS state machine which ramps the output voltage to the target within the programmed time is automatically disabled when a converter is disabled. Therefore a voltage change will only be processed if the converter is active. If a converter is being disabled, the target voltage in the register now is changed with a certain TSTEP setting and the converter is enabled, the DVS will start to ramp to the target. For the two slowest TSSTEP settings, the 130-µs initial enable delay of a converter will not be long enough to cover that ramp time. This will result in a voltage, still ramping to the new target during power-up.

## 5.3.8 100% Duty Cycle Low Dropout Operation

The device starts to enter 100% duty cycle mode once the input voltage comes close to the nominal output voltage. In order to maintain the output voltage, the High Side MOSFET switch is turned on 100% for one or more cycles. With further decreasing VIN the High Side MOSFET switch is turned on completely. In this case, the converter offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated with Equation 1.

 $V_{IN}min = V_{O}max + I_{O}max (R_{DS(on)}max + R_L)$ 

where

- I<sub>o</sub>max = maximum output current plus inductor ripple current
- R<sub>DS(on)</sub>max = maximum high side switch R<sub>DS(on)</sub>
- $R_L = DC$  resistance of the inductor
- V<sub>0</sub>max = nominal output voltage plus maximum output voltage tolerance

## 5.3.9 180° Out-of-Phase Operation

In PWM Mode, the converters operate with a 180° turn-on phase shift of the PMOS (high side) transistors. This prevents the high-side switches of both converters from being turned on simultaneously, and therefore smooths the input current. This feature reduces the surge current drawn from the supply.

# 5.3.10 Undervoltage Lockout for DCDC1, DCDC2, DCDC3, LDO1 and LDO2

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery. It disables the DC-DC converters and LDOs at too low input voltages. See the electrical characteristics for the undervoltage lockout threshold voltage.

## 5.3.11 Output Voltage Discharge

The dcdc converters and LDOs contain an output capacitor discharge feature which makes sure that the capacitor is discharged when the dcdc converter or LDO is disabled.

(1)



#### 5.3.12 Short-Circuit Protection

All outputs are short circuit protected with a maximum output current as defined in the electrical specifications.

#### 5.3.13 Output Voltage Monitoring

Internal power good comparators monitors the switching regulator outputs and detect when the output voltage is below the target value. This information is used by the power management core to set and clear the power good Bits in the register set accordingly. A switching regulator's individual power good comparator will be blanked when the regulator is disabled or when the regulator's voltage is transitioning from one set point to another.

## 5.3.14 Step-Down Converter and LDO Enable; pins CLK\_REQ1 and CLK\_REQ2

The step-down converter and LDO enable/disable is part of the flexible power-up and power-down state machine. Each converter can be programmed such that it is powered up automatically at the beginning of on out of 8 time slots after a power-on condition occurs. Alternatively, a resource can be mapped to a dedicated pin controlling the enable function. Pins CLK\_REQ1 and CLK\_REQ2 serve this function for any resource (LDO, DCDC converter) to enable or disable it. As long as a resource is not mapped to a pin, the enable bit defines the status. If a resource is mapped to a pin, the status of the enable bit is ignored and the pin controls the enable function.

As soon as a resource is mapped to the CLK\_REQ1 pin and there is a falling edge on that pin, all \_OP and \_AVS registers (for all resources) are re-loaded to their OTP default settings. For Rev 1.0 of silicon the default settings were loaded based on a falling edge of either one of the CLK\_REQ pins. During the 25us it takes to re-load the registers, the RFFE interface is in reset and no communication is possible. The RFFE interface is also held in reset during a 2.5-µs period after a rising edge of the CLK\_REQ pins. CLK\_REQ pins. CLK\_REQ mapping should be done with a 2-µs setup time; for example, CLK\_REQ pins shall have a stable, high-level 2 µs before the pin is mapped for a converter which is on by default.

## 5.3.15 Step-Down Converter DCDC3

DCDC3 is intended to be used as the power supply for a RF- power amplifier (RF-PA). Its output current of up to 2.5A allows operation with 2G / 3G and 4G amplifiers. There are two different operating modes with respect to how the output voltage is set:

- by registers DCDC3\_OP or DCDC3\_AVS used for 3G/4G; the output voltage range is 0.8 V to 3.8 V; PWM/PFM mode allowed
- by analog signal at pin VCON used for 2G optionally; the output voltage range is 0.1 V to 3.8 V; forced PWM mode only; see details under VCON DECODER

Pin DCDC3\_SEL can be mapped to any of the 3 step-down converters but typically is used for DCDC3 only. It allows to switch in between the voltage setting based on DCDC3\_OP and DCDC3\_AVS. Each, DCDC3\_OP and DCDC3\_AVS contain the Bits to set the output voltage of DCDC3, force PWM mode and also open/close the BYPASS switch.

#### 5.3.16 DCDC3\_SEL Control

#### 5.3.16.1 DCDC3\_SEL Control - Voltage Mapping Option

The DCDC3\_SEL pin allows to select between two different registers defining operating parameters for DCDC3 such as:

- output voltage of DCDC3
- PWM vs PFM mode of DCDC3
- open / close of the bypass switch of DCDC3

The status of DCDC3\_SEL defines which of the two registers is used to define the operating parameters and allows to switch in between by toggling the pin.

- DCDC3\_SEL=LOW: parameters defined by DCDC3\_OP
- DCDC3\_SEL=HIGH: parameters defined by DCDC3\_AVS

In addition to DCDC3, DCDC1 and/or DCDC2 could be mapped to the DCDC3\_SEL pin to change their output voltage depending on the pin status.

# 5.3.16.2 DCDC3\_SEL Control - Mapping the Enable Signal for the Negative Current Limit of DCDC3 to DCDC3\_SEL; Additional Option for Rev 1.1 and Higher Only

In addition to the functionality above, the DCDC3\_SEL pin can be mapped to enable and disable the negative current limit for DCDC3. This option may be useful in case of GMSK ramping. During a positive slope, the DCDC3 control loop may counter-regulate with the ramp-up support (DCDC3\_EN\_UP=1) . In this case disabling the negative current limit of DCDC3 will help to get a smooth ramp-up waveform. For a GMSK falling edge, the negative current limit is needed to ensure a fast down-slope, so it needs to be enabled. In order to enable and disable the negative current limit fast, the function can be mapped to pin DCDC3\_SEL. The mapping is done by bit SPARE0:nILIM\_MAPPING. If the bit is set = 1, the negative current limit is enabled or disabled depending on the status of the DCDC3\_SEL pin which the n should be driven accordingly within a GMSK cycle. This mapping is not gating nor is it gated by other mapping options, so it needs to be made sure the voltage mapping is disabled if not required. Bit SPARE0:EN\_nILIM\_XI has to be set 1 at least 50  $\mu$ s before the mapping is done by setting SPARE0:nILIM\_MAPPING=1. See details in the register description for SPARE0.

# 5.3.17 Bypass Switch

There is a bypass switch for DCDC3 with the input pins shared between the bypass switch and the power stage of the step-down converter. The switch is driven manually depending on the settings of EN\_BYPASS defined in register DCDC3\_OP and DCDC3\_AVS.

There is a overvoltage protection (OVP) with a 4.0-V threshold sensed at the output of DCDC3 to protect the RF-PA powered by DCDC3 for cases where the bypass switch is closed and the supply voltage from an unregulated charger / power path is rising immediately to 5 V. In this case, the bypass switch is forced to *open* independent of setting of EN\_BYPASS. Bit DCDC\_CONTROL:DCDC3\_OVP is set to *1* in an OVP event and needs to be cleared in software in order to close the bypass switch again using EN\_BYPASS.

When the bypass switch is closed, PWM mode of DCDC3 is blocked and its high side switch is forced ON.

## 5.3.18 DCDC3 Output Voltage Ramp Support

There is circuitry to ensure a fast output voltage change on DCDC3. This is accomplished by automatically enabling the bypass switch to support a ramp of DCDC3 to higher output voltages independent of the setting of EN\_BYPASS. In an OVP event, when DCDC3\_OVP is set, the ramp support is disabled and bit DCDC3\_OVP has to be cleared for proper operation of the ramp support circuit. In addition, the ramp support can be disabled by clearing DCDC3\_EN\_UP. In addition, there is a down ramp support which ensures fast down-ramping of DCDC3. That function can be disabled independently from the up-ramping support by DCDC3\_EN\_DWN and is not affected by the status of the OVP.

From Rev 1.1 of silicon bits DCDC3\_S2 and DCDC3\_S1 have been added to register DCDC\_CONFIG1. The bits allow to change the threshold for the ramp support circuit and therefore allow to adjust the shape of the rising edge of the output voltage during a VCON transition.

There are a couple of register bits to control the function of the ramp support as listed below.

- DCDC\_CONFIG:DCDC3\_EN\_UP: enables the ramp support for rising VCON / output voltages
- DCDC\_CONFIG:DCDC3\_EN\_DWN: enables the ramp support for falling VCON / output voltages
- DCDC\_CONFIG:DCDC3\_DWN\_2X: doubles the current in the ramp down circuit to speed up the down slope
- DCDC\_CONFIG:DCDC3[S2:S1]: define the threshold below the nominal output voltage when the ramp support stops supporting



- SPARE0:EN\_nILIM\_xI: enables or disables the negative current limit in DCDC3; a large current limit speeds up the falling edge of Vout
- SPARE0:EN\_FAST\_RAMP: rising edge of Vout is further speed up; it is recommended to keep this bit cleared as it may cause overshoot when set

The ramp-up and ramp-down support circuitry is intended to be used during GMSK ramping with the VCON input driven to define the output voltage of DCDC3. It is recommended to keep the ramp support disabled when the DCDC3 converter is not operated in VCON mode (when DCDC3\_CTRL:VCON=0).

## 5.3.19 VCON Decoder

The VCON decoder allows to control the output voltage of DCDC3 by an analog signal to pin VCON. The gain and offset of the VCON decoder can be adjusted by register VCON. Typically it will be driven with an input voltage in the range of 0 mV (or 200 mV) to 2100 mV. In VCON operation, DCDC3 is forced to fixed frequency PWM operation independent of the setting of DCDC3\_MODE in register DCDC3\_OP or DCDC3\_AVS. In addition, the converter is forced to be enabled with VCON=1 independent of the status of the ENABLE bit or status of the CLK\_REQ signals if mapped.

The gain and offset settings are listed in the register description for the VCON register. DCDC3 ramp support is used also in VCON mode to ensure a fast transition of the output voltage.

The output voltage of DCDC3 in VCON mode is defined using Equation 2.

Vout = V(VCON) × gain + Voffset

(2)

With a typical output voltage range at DCDC3 of 100 mV to 3.5 V, the default gain and offset settings are:

- gain: 1.8
- Voffset: –250 mV

### 5.3.20 Thermal Monitoring and Shutdown

The is a thermal protection module that monitors the junction temperature of the device.

When the Thermal Shutdown temperature threshold is reached the TPS657120 is set under reset and a transition to STANDBY state is initiated. The POWER ON enable conditions of the device will not be taken into consideration until the die temperature has decreased below the Thermal Shutdown threshold.

The thermal protection is enabled in ACTIVE state. The thermal protection is automatically enabled during an STANDBY to ACTIVE state transition and will be kept enabled in STANDBY state after a switch-off sequence caused by a thermal shutdown event. Recovery from this STANDBY state will be initiated (switch-on sequence) when the die temperature will fall below the Thermal Shutdown temperature threshold. In a thermal event, all resources are powered down at the same time.

# 5.3.21 GPIOs

There are 2 GPIOs in TPS657120. If the output stage is programmed to push-pull, it pulls to the high-voltage set by VDDIO. With VDDIO being below the VDDIO undervoltage lockout, the high side driver is disabled and the output is set to open drain. The default state of the GPIO is defined as an output with state LOW. In addition, the GPIOs allow to add an internal 4.7-k $\Omega$  pulldown resistor optionally.

A GPIO can alternatively be programmed such that it is assigned to the power-up sequencing by setting GPIO\_CFG=1. In this case the GPIO output will be set according to the definition in GPIOx:GPIO\_SET during one of the 8 time slots as defined by internal power-up sequencing.





Figure 5-2. GPIO block

# 5.3.22 nRESET Input ; ADR\_SELECT Input

GPIO0 and GPIO1 can optionally be assigned as nRESET input or ADR\_SELECT input defining the USID[0] bit as defined in the register description. The alternative function is selected by a bit in the GPIOx register as described as follows:

Detailed description for GPIO0 (nRESET):

- **GPIO0:nRESET=0:** The pin is used as a GPIO based on OTP programming. However, in reset state, before internal OTP is read, the pin defaults to an nRESET input, so the pin has to be pulled to a logic HIGH per default in order to exit reset and load OTP, reconfiguring it as GPIO.
- **GPIO0:nRESET=1 (default OTP setting):** The pin is used as an active low reset input. The pin needs to be pulled to logic HIGH externally to exit reset and allow TPS657120 going to standby state. With GPIO0:nRESET=1, the pin is automatically configured as an input independent of setting of GPIO0:GPIO\_CFG.

Detailed description for GPIO1 (ADR\_SELECT):

- GPIO1:ADR\_SELECT=0:The pin is used as a GPIO
- GPIO1:ADR\_SELECT=1 (default OTP setting): The pin defaults to GPIO and is reprogrammed to an
  address select bit once internal OTP is read in the boot phase. With GPIO1:ADR\_SEL=1, the pin is
  automatically configured as an input independent of setting of GPIO1:GPIO\_CFG. A status change on
  pin ADR\_SELECT will become effective immediately, so USID[0] can be updated at any time by
  changing the pin status.

## 5.3.23 Power State Machine

The Embedded Power Controller (EPC) manages the state of the device and controls the power up sequence.

The EPC will support the following states:

- **NO SUPPLY:** The main battery supply voltage is not high enough to power the internal LDO and bandgap. Everything on the device is off.
- **BOOT PHASE (READ OTP):** The internal supply and bandgap are active and the device is reading its configuration data out of OTP memory.
- **STANDBY:** The internal supply and bandgap are active, register default settings have been loaded and the device is waiting for PWRON going HIGH to start the power-up sequence
- **ACTIVE:** Device POWER ON enable conditions are met and regulated power supplies are ON or can be enabled with full current capability. Reset is released; interfaces are active

### 5.3.24 Implementation of Internal Power-Up and Power-Down Sequencing

TPS657120 allows to internally enable resources during power-up (going from STAND-BY to ACTIVE state) and power-down (going from ACTIVE to STANDBY state). The internal power-sequencing is defined in OTP memory programmed at TI. The sequencing allows to enable resources in 8 time slots during power-up and power-down. A resource can be associated to any of these 8 time slots that will be processed in the opposite direction during power-down. The delay in between the time slots is fixed to 500  $\mu$ s.

Resources may include:

- step-down converters
- LDOs
- GPIOs

Resources that are not part of the automatic sequencing may be configured such that they are enabled by external pins or by their enable Bit in the register set. See STEP-DOWN CONVERTER ENABLE

#### 5.3.25 VDDIO Voltage for Push-pull Output Stages / Interface

Push-pull output stages are pulled HIGH to the voltage applied at pin VDDIO for the pins listed below:

- SDATA
- GPIO0,1: push-pull only

The signal levels on the interface pins SDATA and SCLK are on VDDIO level. No voltage must be applied exceeding the voltage level at VDDIO.

### 5.3.26 TPS657120 On Off Operation

The power-up sequencing in TPS657120 is flexible and can be set such that it allows to power up the converters and LDOs in any order with the down-sequencing being the reverse or all converters and LDOs powering down at the same time.

#### 5.3.26.1 TPS657120 Power-Up

If PWRON is tied to the supply voltage so TPS65712 starts its power-up sequencing once the input voltage is above the UVLO threshold and the internal boot phase is finished.





## 5.3.26.2 TPS657120 PWR\_REQ Driving DCDC1, DCDC2 and LDO1

Once the CLK\_REQ1 and CLK\_REQ2 pins are enabled to take control of DCDC1, DCDC2 and LDO1, these converters/LDO are enabled if either one of the pins is driven HIGH.



Figure 5-4. TPS657120 Power Cut



### 5.3.27 MIPI RFFE Interface

There is a MIPI RFFE compatible interface based on the Rev 1.00.00 specification. The interface is only active in ACTIVE state of TPS657120 - see the power-up timing diagram. RFFE communication is not possible when the \_OP and \_AVS register are reloaded triggered by a falling edge on CLK\_REQx once any DCDC converter or LDO is mapped to that pin. During the 25 µs of re-loading the registers with the OTP content, the RFFE interface is held in reset. The RFFE interface is also held in reset during a 2.5-µs period after a rising edge of the CLK\_REQx pins. The slave address bits SA3...SA0 are equivalent to the *unique slave identifier* (USID) defined in the MIPI RFFE specification. As defined in the RFFE specification, the bits are located in register USID along with the other RFFE-pre-defined registers PM\_TRIG, PRODUCT\_ID and MANUFACTURER\_ID at address 0x1C to 0x1F.

#### 5.3.27.1 MIPI RFFE Write Cycle



Figure 5-5. RFFE Write Cycle

#### 5.3.27.2 MIPI RFFE Read Cycle



#### Figure 5-6. RFFE Read Cycle

### 5.4 Device Functional Modes

The device supports the following functional modes.

- **NO SUPPLY:** The main battery supply voltage is not high enough to power the internal LDO and bandgap. Everything on the device is off.
- **BOOT PHASE (READ OTP):** The internal supply and bandgap are active and the device is reading its configuration data out of OTP memory.
- **STANDBY:** The internal supply and bandgap are active, register default settings have been loaded and the device is waiting for PWRON going HIGH to start the power-up sequence
- ACTIVE: Device POWER ON enable conditions are met and regulated power supplies are ON or can be enabled with full current capability. Reset is released; interfaces are active

#### 5.5 Register Maps

B7	B6	B5	B4	B3	B2	B1	B0
ENABLE	RSVD	IMMEDIATE	TSTEP[1]	TSTEP[0]	DCDC1_ SEL_CTRL	DCDC1_CLK_ REQ2_CTRL	DCDC1_CLK_ REQ1_CTRL
(1)	0	1	0	0	0	0	0
OTP		OTP	OTP	OTP	OTP	OTP	OTP
r/w	r	r/w	r/w	r/w	r/w	r/w	r/w
ENABLE	0 DCDC1 Disabled						
	1 DCDC1 Enabled						
	(1) DCDC1 Enabled	d during automatic p	ower-up sequence				
IMMEDIATE	0 a voltage change	of DCDC1 will be do	one based on the se	ttings of TSTEP[1:0]			
	1 a voltage change of DCDC1 will be done bypassing the voltage change state machine and therefore is limited by the response of the DCDC1 converter only. With IMMEDIATE=1, TSTEP[1,0] do not define the slope of the voltage change but the time PWM mode is forced to ensure a steep transition of the output voltage.						

## Table 5-2. DCDC1\_CTRL<sup>(1)</sup>; Register Address: 00h

# Table 5-2. DCDC1\_CTRL<sup>(1)</sup>; Register Address: 00h (continued)

B7	B6	B5	B4	B3	B2	B1	B0			
TSTEP[1:0]	Time step: when cl programmable slev	hanging the output v w rate of the output v	oltage, the new value oltage is shown in T	e is reached through able 5-5	successive voltage	steps (if not bypasse	d). The equivalent			
RSVD	Unused bit, should	Unused bit, should be written to <b>0</b>								
DCDC1_SEL_CT RL	0 DCDC1 output vo	DCDC1 output voltage / MODE settings are defined by DCDC1_OP register								
	1 DCDC1 output vo	1 DCDC1 output voltage / MODE settings are defined by status of pin DCDC3_SEL								
	DCDC3_SEL = LOW := voltage / MODE settings are defined by DCDC1_OP									
	DCDC3_SEL = HIC	GH := voltage / MOD	E settings are define	ed by DCDC1_AVS						
DCDC1_CLK_RE Q1_CTRL	0 DCDC1 enable fu	unction not mapped	to CLK_REQ1 pin; D	CDC1 enabled by E	NABLE Bit or interna	al power-up sequenc	ing setting			
	1 DCDC1 enable fu DCDC1 = on	unction mapped to p	in CLK_REQ1; ENA	BLE bit is don't care,	CLK_REQ1= LOW	:= DCDC1 = off, CL	K_REQ1= HIGH :=			
DCDC1_CLK_RE Q2_CTRL	0 DCDC1 enable function not mapped to CLK_REQ2 pin; DCDC1 enabled by ENABLE Bit or internal power-up sequencing setting									
	1 DCDC1 enable fu DCDC1 = on	I DCDC1 enable function mapped to pin CLK_REQ2; ENABLE bit is don't care, CLK_REQ2= LOW := DCDC1 = off, CLK_REQ2= HIGH := DCDC1 = on								
	Note: CLK REQ1 a	and CLK REQ2 are	logically OR'd, as so	oon as either one is I	HIGH, DCDC1 is ena	abled				

Table 5-3. DCDC2\_CTRL<sup>(1)</sup>; Register Address: 01h

B7	B6	B5	B4	B3	B2	B1	B0			
ENABLE	RSVD	IMMEDIATE	TSTEP[1]	TSTEP[0]	DCDC2_ SEL_CTRL	DCDC2_CLK_ REQ2_CTRL	DCDC2_CLK_ REQ1_CTRL			
(1)	0	1	0	0	0	0	0			
OTP		OTP	OTP	OTP	OTP	OTP	OTP			
r/w	r	r/w	r/w	r/w	r/w	r/w	r/w			
ENABLE	0 DCDC2 Disabled									
	1 DCDC2 Enabled									
	(1) DCDC2 Enabled	1) DCDC2 Enabled during automatic power-up sequence								
IMMEDIATE	a voltage change of DCDC2 will be done based on the settings of TSTEP[1:0]									
	1 a voltage change of DCDC2 will be done bypassing the voltage change state machine and therefore is limited by the response of the DCDC2 converter only. With IMMEDIATE=1, TSTEP[1,0] do not define the slope of the voltage change but the time PWM mode is forced to ensure a steep transition of the output voltage.									
TSTEP[1:0]	Time step: when changing the output voltage, the new value is reached through successive voltage steps (if not bypassed). The equivalent programmable slew rate of the output voltage is shown in Table 5-5									
RSVD	Unused bit, should	be written to <b>0</b>								
DCDC2_SEL_CT RL	0 DCDC2 output vo	oltage / MODE settin	gs are defined by DO	CDC2_OP register						
	1 DCDC2 output vo	oltage / MODE settin	gs are defined by sta	atus of pin DCDC3_	SEL					
	DCDC3_SEL = LO	W := voltage / MODI	E settings are define	d by DCDC2_OP						
	DCDC3_SEL = HIG	GH := voltage / MOD	E settings are define	ed by DCDC2_AVS						
DCDC2_CLK_RE Q1_CTRL	0 DCDC2 enable fu	Inction not mapped	to CLK_REQ1 pin; D	CDC2 enabled by E	NABLE Bit or interna	al power-up sequenc	ing setting			
	1 DCDC2 enable fu DCDC2 = on	inction mapped to pi	n CLK_REQ1; ENA	BLE bit is don't care,	, CLK_REQ1= LOW	:= DCDC2 = off, CL	K_REQ1= HIGH :=			
DCDC2_CLK_RE Q2_CTRL	0 DCDC2 enable fu	Inction not mapped	o CLK_REQ2 pin; D	CDC2 enabled by E	NABLE Bit or interna	al power-up sequenc	ing setting			
	1 DCDC2 enable fu DCDC2 = on	inction mapped to pi	n CLK_REQ2; ENA	BLE bit is don't care,	, CLK_REQ2= LOW	:= DCDC2 = off, CL	K_REQ2= HIGH :=			
	Note: CLK_REQ1 a	and CLK_REQ2 are	logically OR´d, as so	oon as either one is I	HIGH, DCDC2 is ena	abled				

Table 5-4. DCDC3	_CTRL <sup>(1)</sup> ; Register	Address: 02h
------------------	---------------------------------	--------------

B7	B6	B5	B4	B3	B2	B1	B0			
ENABLE	VCON	IMMEDIATE	TSTEP[1]	TSTEP[0]	DCDC3_ SEL_CTRL	DCDC3_CLK_ REQ2_CTRL	DCDC3_CLK_ REQ1_CTRL			
0	0	1	0	0	1	0	0			
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP			
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w			
ENABLE	0 DCDC3 Disabled									
	1 DCDC3 Enabled									
	(1) DCDC3 Enable	d during automatic p	ower-up sequence							
VCON	0 DCDC3 output voltage defined by _OP or _AVS									
	1 DCDC3 output vo	1 DCDC3 output voltage defined by pin VCON								
	With VCON = 1, DCDC3 is enabled independently of the ENABLE bit and the converter is forced to PWM independently of DCDC3_MODE defined in either DCDC3_OP or DCDC3_AVS.									
IMMEDIATE	0 a voltage change of DCDC3 will be done based on the settings of TSTEP[1:0]									
	1 a voltage change of DCDC3 will be done bypassing the voltage change state machine and therefore is limited by the response of the DCDC3 converter only. With IMMEDIATE=1, TSTEP[1,0] do not define the slope of the voltage change but the time PWM mode is forced to ensure a a steep transition of the output voltage.									
TSTEP[1:0]	Time step: when ch programmable slew	nanging the output very very state of the output very state of the outp	oltage, the new value oltage is shown in T	e is reached through able 5-5	successive voltage	steps (if not bypasse	ed). The equivalent			
DCDC3_SEL_CT RL	0 DCDC3 output vo	oltage / MODE settin	gs are defined by D	CDC3_OP register						
	1 DCDC3 output vo	oltage / MODE settin	gs are defined by sta	atus of pin DCDC3_	SEL					
	DCDC3_SEL = LO	W := voltage / MODI	E settings are define	d by DCDC3_OP						
	DCDC3_SEL = HIC	GH := voltage / MOD	E settings are define	ed by DCDC3_AVS						
DCDC3_CLK_RE Q1_CTRL	0 DCDC3 enable fu	unction not mapped t	to CLK_REQ1 pin; D	CDC3 enabled by E	NABLE Bit or internation	al power-up sequenc	ing setting			
	1 DCDC3 enable fu DCDC3 = on	unction mapped to pi	in CLK_REQ1; ENAI	BLE bit is don't care	, CLK_REQ1= LOW	:= DCDC3 = off, CL	K_REQ1= HIGH :=			
DCDC3_CLK_RE Q2_CTRL	0 DCDC3 enable fu	unction not mapped t	to CLK_REQ2 pin; D	CDC3 enabled by E	NABLE Bit or internation	al power-up sequenc	ing setting			
	1 DCDC3 enable fu DCDC3 = on	unction mapped to pi	in CLK_REQ2; ENAI	BLE bit is don't care	, CLK_REQ2= LOW	:= DCDC3 = off, CL	K_REQ2= HIGH :=			
	Note: CLK_REQ1 a	and CLK_REQ2 are	logically OR´d, as so	oon as either one is	HIGH, DCDC3 is en	abled				

(1) Register reset on Power On Reset (POR)

#### Table 5-5. DCDCx TSTEP Settings

TSTEP[1:0]	TIME PER VOLTAGE STEP ACCORDING TO THE DCDCX VOLTAGE TABLE (µs)	EQUIVALENT SLEW RATE FOR A 25-mV STEP SIZE (mV/µs)
00	0.9	30
01	1.8	15
10	3.5	7.5
11	6.6	3.75



www.ti.com

# Table 5-6. DCDC1\_OP<sup>(1)</sup>; Register Address: 03h

B7	B6	B5	B4	B3	B2	B1	B0		
DCDC1_MODE	RSVD	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]		
0	0	0	1	1	0	0	0		
OTP		OTP	OTP	OTP	OTP	OTP	OTP		
r/w	r	r/w	r/w	r/w	r/w	r/w	r/w		
DCDC1_MODE	0 Enable Automatic	c PWM/PFM mode s	witching						
	1 Force PWM								
RSVD	Unused bit, should	Unused bit, should be written to <b>0</b>							
SEL[5:0]	DCDC1 Output Vol	tage Selection base	d on Table 5-15.						

(1) Register reset on Power On Reset (POR)

# Table 5-7. DCDC1\_AVS<sup>(1)</sup>; Register Address: 04h

B7	B6	B5	B4	B3	B2	B1	B0		
DCDC1_MODE	RSVD	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]		
0	0	0	1	1	0	0	0		
OTP		OTP	OTP	OTP	OTP	OTP	OTP		
r/w	r	r/w	r/w	r/w	r/w	r/w	r/w		
DCDC1_MODE	0 Enable Automatic	PWM/PFM mode s	witching						
	1 Force PWM								
RSVD	Unused bit, should	Unused bit, should be written to <b>0</b>							
SEL[5:0]	DCDC1 Output Vol	tage Selection base	d on Table 5-15.						

(1) Register reset on Power On Reset (POR)

## Table 5-8. DCDC2\_OP<sup>(1)</sup>; Register Address: 05h

B7	B6	B5	B4	B3	B2	B1	B0		
DCDC2_MODE	RSVD	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]		
0	0	1	1	0	1	0	1		
OTP		OTP	OTP	OTP	OTP	OTP	OTP		
r/w	r	r/w	r/w	r/w	r/w	r/w	r/w		
DCDC2_MODE	0 Enable Automatic	PWM/PFM mode s	witching						
	1 Force PWM								
RSVD	Unused bit, should	Unused bit, should be written to <b>0</b>							
SEL[5:0]	DCDC2 Output Vol	DCDC2 Output Voltage Selection based on Table 5-15.							

(1) Register reset on Power On Reset (POR)

# Table 5-9. DCDC2\_AVS<sup>(1)</sup>; Register Address: 06h

B7	B6	B5	B4	B3	B2	B1	B0		
DCDC2_MODE	RSVD	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]		
0	0	1	1	0	1	0	1		
OTP		OTP	OTP	OTP	OTP	OTP	OTP		
r/w	r	r/w	r/w	r/w	r/w	r/w	r/w		
DCDC2_MODE	0 Enable Automatic	PWM/PFM mode s	witching		•		•		
	1 Force PWM								
RSVD	Unused bit, should	be written to <b>0</b>							
SEL[5:0]	DCDC2 Output Vol	DCDC2 Output Voltage Selection based on Table 5-15.							

# Table 5-10. DCDC3\_OP<sup>(1)</sup>; Register Address: 07h

B7	B6	B5	B4	B3	B2	B1	B0	
DCDC3_MODE	EN_BYPASS	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]	
0	0	0	0	0	0	0	0	
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP	
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
DCDC3_MODE	0 Enable Automatic PWM/PFM mode switching							
	1 Force PWM							
EN_BYPASS	0 BYPASS switch i	s not forced ON						
	1 BYPASS switch i	s forced ON; over vo	ltage protection at V	/DCDC3 is active an	d will clear this bit or	nce VDCDC3 exceed	ds 4.18 V	
SEL[6:0]	DCDC3 Output Vol	tage Selection show	n in Table 5-16.					
Note:	DCDC3_OP registe	er settings are active	when DCDC3_SEL	= LOW				

(1) Register reset on Power On Reset (POR)

# Table 5-11. DCDC3\_AVS<sup>(1)</sup>; Register Address: 08h

B7	B6	B5	B4	B3	B2	B1	B0	
DCDC3_MODE	EN_BYPASS	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]	
0	0	0	0	0	0	0	0	
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP	
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
DCDC3_MODE	0 Enable Automatic PWM/PFM mode switching							
	1 Force PWM							
EN_BYPASS	0 BYPASS switch i	s not forced ON						
	1 BYPASS switch i	s forced ON; over vo	oltage protection at V	/DCDC3 is active an	d will clear this bit or	nce VDCDC3 exceed	ds 4.18 V	
SEL6:0]	DCDC3 Output Vol	tage Selection show	n in Table 5-16.					
Note:	DCDC3_AVS regis	ter settings are activ	e when DCDC3_SE	L = HIGH				

(1) Register reset on Power On Reset (POR)

# Table 5-12. VCON<sup>(1)</sup>; Register Address: 09h

B7	B6	B5	B4	B3	B2	B1	B0		
RSVD	VCON_ OFFSET[2]	VCON_ OFFSET[1]	VCON_ OFFSET[0]	VCON_GAIN[3]	VCON_GAIN[2]	VCON_GAIN[1]	VCON_GAIN[0]		
0	1	0	1	0	1	1	0		
	OTP	OTP	OTP	OTP	OTP	OTP	OTP		
r	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
VCON_OFFSET[ 2:0]	VCON offset setting	gs shown in Table 5	-13.						
VCON_GAIN[3:0]	VCON gain settings	VCON gain settings shown in Table 5-13.							
RSVD	Unused bit, should	be written to <b>0</b>							

www.ti.com
------------

VCON_GAIN[3:0]	GAIN	VCON_GAIN[3:0]	GAIN
0000	1.208	1000	2.000
0001	1.292	1001	2.083
0010	1.417	1010	2.208
0011	1.500	1011	2.292
0100	1.583	1100	2.417
0101	1.708	1101	2.500
0110	1.792	1110	2.583
0111	1.917	1111	2.708

## Table 5-13. VCON Gain Settings

## Table 5-14. VCON Offset Settings

VCON_OFFSET[2:0]	OFFSET (mV)
000	0
001	-50
010	-100
011	-150
100	-200
101	-250
110	-300
111	-350

SEL(DCDCx)[5:0]	VDCDCx (V)	SEL(DCDCx)[5:0]	VDCDCx (V)
000000	0.80	100000	1.900
000001	0.90	100001	1.925
000010	1.00	100010	1.950
000011	1.05	100011	1.975
000100	1.10	100100	2.000
000101	1.15	100101	2.025
000110	1.20	100110	2.050
000111	1.25	100111	2.075
001000	1.300	101000	2.100
001001	1.325	101001	2.125
001010	1.350	101010	2.150
001011	1.375	101011	2.175
001100	1.400	101100	2.20
001101	1.425	101101	2.25
001110	1.450	101110	2.30
001111	1.475	101111	2.35
010000	1.500	110000	2.40
010001	1.525	110001	2.45
010010	1.550	110010	2.50
010011	1.575	110011	2.55
010100	1.600	110100	2.60
010101	1.625	110101	2.65
010110	1.650	110110	2.70
010111	1.675	110111	2.75
011000	1.700	111000	2.80
011001	1.725	111001	2.85
011010	1.750	111010	2.90
011011	1.775	111011	2.95
011100	1.800	111100	3.00
011101	1.825	111101	3.10
011110	1.850	111110	3.20
011111	1.875	111111	3.30

# Table 5-15. DCDC1 and DCDC2 Voltage Settings

SEL(DCDCx)[5:0]	VDCDCx (V)	SEL(DCDCx)[5:0]	VDCDCx (V)
000000	0.80	100000	2.40
000001	0.85	100001	2.45
000010	0.90	100010	2.50
000011	0.95	100011	2.55
000100	1.00	100100	2.60
000101	1.05	100101	2.65
000110	1.10	100110	2.70
000111	1.15	100111	2.75
001000	1.20	101000	2.80
001001	1.25	101001	2.85
001010	1.30	101010	2.90
001011	1.35	101011	2.95
001100	1.40	101100	3.00
001101	1.45	101101	3.05
001110	1.50	101110	3.10
001111	1.55	101111	3.15
010000	1.60	110000	3.20
010001	1.65	110001	3.25
010010	1.70	110010	3.30
010011	1.75	110011	3.35
010100	1.80	110100	3.40
010101	1.85	110101	3.45
010110	1.90	110110	3.50
010111	1.95	110111	3.55
011000	2.00	111000	3.60
011001	2.05	111001	3.60
011010	2.10	111010	3.60
011011	2.15	111011	3.60
011100	2.20	111100	3.60
011101	2.25	111101	3.60
011110	2.30	111110	3.60
011111	2.35	111111	3.60

## Table 5-16. DCDC3 Voltage Settings

# Table 5-17. LDO\_CTRL<sup>(1)</sup>; Register Address: 0Ah

							1				
B7	B6	B5	B4	B3	B2	B1	B0				
RSVD	RSVD	RSVD	RSVD	LDO2_CLK_ REQ2_CTRL	LDO2_CLK_ REQ1_CTRL	LDO1_CLK_ REQ2_CTRL	LDO1_CLK_ REQ1_CTRL				
0	0	0	0	0	0	0	0				
				OTP	OTP	OTP	OTP				
r	r	r	r	r/w	r/w	r/w	r/w				
RSVD	Unused bit, s	hould be writter	n to <b>0</b>								
LDO2_CLK_RE Q2_CTRL	0 LDO2 enab	0 LDO2 enable function not mapped to CLK_REQ2 pin; LDO2 enabled by ENABLE Bit or internal power-up sequencing setting									
	1 LDO2 enable function mapped to pin CLK_REQ2 pin; ENABLE bit is don't care, CLK_REQ2= LOW := LDO2 = off, CLK_REQ2= HIGH := LDO2 = on										
LDO2_CLK_RE Q1_CTRL	0 LDO2 enable function not mapped to CLK_REQ1 pin; LDO2 enabled by ENABLE Bit or internal power-up sequencing setting										
	1 LDO2 enable function mapped to pin CLK_REQ1 pin; ENABLE bit is don't care, CLK_REQ1= LOW := LDO2 = off, CLK_REQ1= HIGH := LDO2 = on										
LDO1_CLK_RE Q2_CTRL	0 LDO1 enab	le function not	mapped to CLK_	REQ2 pin; LDO1 enable	ed by ENABLE Bit or inte	rnal power-up sequencin	g setting				
	1 LDO1 enab LDO1 = on	1 LDO1 enable function mapped to pin CLK_REQ2 pin; ENABLE bit is don't care, CLK_REQ2= LOW := LDO1 = off, CLK_REQ2= HIGH := LDO1 = on									
LDO1_CLK_RE Q1_CTRL	0 LDO1 enab	le function not	mapped to CLK_	REQ1 pin; LDO1 enable	ed by ENABLE Bit or inte	rnal power-up sequencin	g setting				
	1 LDO1 enab LDO1 = on	le function map	pped to pin CLK_	REQ1 pin; ENABLE bit i	s don't care, CLK_REQ1	= LOW := LDO1 = off, C	LK_REQ1= HIGH :=				
	Note: CLK_R enabled	EQ1 and CLK_	REQ2 are logica	ally OR'd if both pins are	assigned to the same LD	O; as soon as either one	e is HIGH, LDOx is				

(1) Register reset on Power On Reset (POR)

### LDO1\_OP<sup>(1)</sup>; Register Address: 0Bh

B7	B6	B5	B4	B3	B2	B1	B0				
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]				
(1)	0	0	1	1	0	0	0				
OTP		OTP	OTP	OTP	OTP	OTP	OTP				
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w				
ENABLE	0 LDO1 Disabled	0 LDO1 Disabled									
	1 LDO1 Enabled										
	(1) LDO1 Enabled	during automatic po	wer-up sequence								
ECO	0 LDO1 is in norma	al mode									
	1 LDO1 is in power	save mode									
SELREG	0 LDO1 Voltage se	lected by LDO1_OP	register								
	1 LDO1 Voltage se	lected by LDO1_AV	S register								
SEL[5:0]	Supply Voltage - se	etting shown in Table	e 5-19								



# Table 5-18. LDO2\_OP<sup>(1)</sup>; Register Address: 0Ch

B7	B6	B5	B4	B3	B2	B1	B0	
ENABLE	ECO	SEL[5]	SEL[4]	SEL[3]	SEL[2]	SEL[1]	SEL[0]	
(1)	0	1	1	0	0	0	0	
OTP		OTP	OTP	OTP	OTP	OTP	OTP	
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
ENABLE	0 LDO2 Disabled							
	1 LDO2 Enabled							
	(1) LDO2 Enabled	during automatic pov	wer-up sequence					
ECO	0 LDO2 is in norma	al mode						
	1 LDO2 is in power	save mode						
SELREG	0 LDO2 Voltage se	lected by LDO2_OP	register					
	1 LDO2 Voltage se	lected by LDO2_AV	S register					
SEL[5:0]	Supply Voltage - se	etting shown in Table	9 5-19					



SEL[5:0]	LDOx OUTPUT (V)	SEL[5:0]	LDOx OUTPUT (V)
000000	1.200	100000	2.000
000001	1.225	100001	2.050
000010	1.250	100010	2.100
000011	1.275	100011	2.150
000100	1.300	100100	2.200
000101	1.325	100101	2.250
000110	1.350	100110	2.300
000111	1.375	100111	2.350
001000	1.400	101000	2.400
001001	1.425	101001	2.450
001010	1.450	101010	2.500
001011	1.475	101011	2.550
001100	1.500	101100	2.600
001101	1.525	101101	2.650
001110	1.550	101110	2.700
001111	1.575	101111	2.750
010000	1.600	110000	2.800
010001	1.625	110001	2.850
010010	1.650	110010	2.900
010011	1.675	110011	2.950
010100	1.700	110100	3.000
010101	1.725	110101	3.050
010110	1.750	110110	3.100
010111	1.775	110111	3.150
011000	1.800	111000	3.200
011001	1.825	111001	3.250
011010	1.850	111010	3.300
011011	1.875	111011	3.350
011100	1.900	111100	3.400
011101	1.925	111101	3.400
011110	1.950	111110	3.400
011111	1.975	111111	3.400

## Table 5-19. LDO Voltage Settings

www.ti.com

# Table 5-20. DEVCTRL<sup>(1)</sup>; Register Address: 0Dh

B7	B6	B5	B4	B3	B2	B1	B0			
PWR_OFF_SEQ	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD			
0	0	0	0	0	0	0	0			
OTP										
r/w	r	r	r	r	r	r	r			
PWR_OFF_SEQ	0 All resources disa	abled at the same tin	ne							
	1 Power-off will be	sequential, reverse of	of power-on sequence	e (first resource to p	ower on will be the l	ast to power off)				
	Note: Each power-	Note: Each power-up / power-down time slot is 500 μs.								
RSVD	Unused bit read ret	urns <b>0</b>								

(1) Register reset on Power On Reset (POR)

# Table 5-21. DISCHARGE<sup>(1)</sup>; Register Address: 0Eh

B7	B6	B5	B4	B3	B2	B1	B0		
RSVD	DCDC3_ DISCHARGE	DCDC2_ DISCHARGE	DCDC1_ DISCHARGE	RSVD	RSVD	LDO2_ DISCHARGE	LDO1_ DISCHARGE		
0	0	0	0	0	0	0	0		
	OTP	OTP	OTP			OTP	OTP		
r	r/w	r/w	r/w	r	r	r/w	r/w		
RSVD	Unused bit read ret	urns <b>0</b>							
DCDC3_DISCHA RGE	0 DCDC3 output is	0 DCDC3 output is not discharged when disabled							
	1 DCDC3 output is discharged when disabled								
DCDC2_DISCHA RGE	0 DCDC2 output is not discharged when disabled								
	1 DCDC2 output is	discharged when dis	sabled						
DCDC1_DISCHA RGE	0 DCDC1 output is not discharged when disabled								
	1 DCDC1 output is	discharged when dis	sabled						
LDO2_DISCHAR GE	0 LDO2 output is not discharged when disabled								
	1 LDO2 output is di	scharged when disa	bled						
LDO1_DISCHAR GE	0 LDO1 output is no	ot discharged when	disabled						
	1 LDO1 output is di	scharged when disa	bled						

(1) Register reset on Power On Reset (POR)

# Table 5-22. PGOOD<sup>(1)</sup>; Register Address: 0Fh

B7	B6	B5	B4	B3	B2	B1	B0		
RSVD	PGOOD_DCDC3	PGOOD_DCDC2	PGOOD_DCDC1	RSVD	RSVD	PGOOD_LDO2	PGOOD_LDO1		
0	-	-	-	0	0	-	-		
r	r	r	r	r	r	r	r		
PGOOD_DCDCx	the Bit is set or clea	ared by the power-go	ood comparator in the	e DCDC converter b	lock	•	•		
	0 DCDCx output vo	0 DCDCx output voltage is below its target regulation voltage or disabled							
	1 DCDCx output voltage is in regulation								
PGOOD_LDOx	the Bit is set or clea	ared by the power-go	ood comparator in the	e LDO converter blo	ck				
	0 LDOx output volta	age is below its targe	et regulation voltage	or disabled					
	1 LDOx output voltage is in regulation or in ECO mode								
	Note: The PGOOD_LDOx Bit is not valid if the LDO is enabled but the supply voltage to the LDO is below 1 V.								

## Table 5-23. GPIO0<sup>(1)</sup>; Register Address: 10h

B7	B6	B5	B4	B3	B2	B1	B0	
RSVD	nRESET	GPIO_ODEN	RSVD	GPIO_PDEN	GPIO_CFG	GPIO_STS	GPIO_SET	
0	1	0	0	0	0	-	0	
	OTP	OTP		OTP	OTP		OTP	
r	r/w	r/w	r	r/w	r/w	r	r/w	
RSVD	Unused bit read ret	urns 0						
nRESET	<b>0</b> pin is GPIO after configure as GPIO	pin is GPIO after OTP configuration has been read; connect external pull-up to a logic HIGH in order to exit reset state allowing to re- configure as GPIO						
	1 pin is active low reset input per default as well as after OTP configuration has been read; pin is input per default independent of setting in GPIO_CFG							
GPIO_ODEN	0 Push-pull output mode							
	1 Open drain outpu	it mode						
GPIO_PDEN	0 GPIO pad pull-do	wn control - Pull-dov	vn is disabled					
	1 GPIO pad pull-do	wn control - Pull-dov	vn is enabled					
GPIO_CFG	0 Configuration of t	he GPIO pad direction	on - the pad is config	gured as an input				
	1 The GPIO pad is	configured as an ou	tput, GPIO assigned	l to power-up sequer	nce			
GPIO_STS	0 Status of the GPIO pad							
	1 Status of the GPIO pad							
GPIO_SET	0 Value set to logic	0 Value set to logic 1'b0 on the GPIO output when configured in output mode						
	1 Value set to logic	1'b1 on the GPIO o	utput when configure	ed in output mode				

(1) Register reset on Power On Reset (POR)

# Table 5-24. GPIO1<sup>(1)</sup>; Register Address: 11h

B7	B6	B5	B4	B3	B2	B1	B0	
RSVD	ADR_SELECT	GPIO_ODEN	RSVD	GPIO_PDEN	GPIO_CFG	GPIO_STS	GPIO_SET	
0	1	0	0	0	0	-	0	
	OTP	OTP		OTP	OTP		OTP	
r	r/w	r/w	r	r/w	r/w	r	r/w	
RSVD	Unused bit read ret	urns <b>0</b>						
ADR_SELECT	<b>0</b> pin is GPIO							
	1 actual pin status defines the LSB of the MIPI device address defined in USID[0]; while the device is in reset state, the pin is ADR_SELECT input independent of setting in GPIO_CFG							
GPIO_ODEN	0 Push-pull output mode							
	1 Open drain output mode							
GPIO_PDEN	0 GPIO pad pull-do	wn control - Pull-dov	vn is disabled					
	1 GPIO pad pull-do	wn control - Pull-dov	vn is enabled					
GPIO_CFG	0 Configuration of t	he GPIO pad direction	on - the pad is config	gured as an input				
	1 The GPIO pad is configured as an output, GPIO assigned to power-up sequence							
GPIO_STS	0 Status of the GPI	O pad						
	1 Status of the GPIO pad							
GPIO_SET	0 Value set to logic	1'b0 on the GPIO o	utput when configure	ed in output mode				
	1 Value set to logic	1'b1 on the GPIO o	utput when configure	ed in output mode				



Table 5-25. DCDC\_CONFIG1<sup>(1)</sup> ; Register Address: 12h

B7	B6	B5	B4	B3	B2	B1	B0		
DCDC3_OVP	DCDC3_ DWN_2X	DCDC3_ EN_DWN	DCDC3_EN_UP	DCDC3_FA2	DCDC3_FA1	DCDC3_S2	DCDC3_S1		
0	0	0	0	0	0	1	1		
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP		
r/w	r/w (read only)	r/w	r/w	r/w (read only)	r/w (read only)	r/w (read only)	r/w (read only)		
SPARE	Unused bit read ret	Jnused bit read returns 0							
DCDC3_OVP	0 DCDC3 overvolta in DCDC3_OP and	DCDC3 overvoltage protection not triggered, bypass switch and ramp support status depend on DCDC3_EN_UP and EN_BYPASS bits n DCDC3_OP and DCDC3_AVS registers							
	1 DCDC3 overvolta bit to clear OVP aft	DCDC3 overvoltage protection triggered, bypass switch and ramp support bits are ignored and both features are disabled in OVP. Clear bit to clear OVP after an OVP event.							
DCDC3_DWN_2 X	DCDC3 down ramp high speed disabled								
	1 DCDC3 down rar	1 DCDC3 down ramp high speed enabled							
DCDC3_EN_DW N	0 DCDC3 down ramp support disabled								
	1 DCDC3 down rar	np suport enabled							
	TI recommends ke	eping the ramp-dowr	n support disabled w	hen DCDC3 is not o	perated in VCON mo	ode (DCDC3_CTRL:	VCON=0)		
DCDC3_EN_UP	0 DCDC3 up ramp	support disabled							
	1 DCDC3 up ramp	support enabled							
DCDC3_FA2	0 fast-on HSD not	active for DCDC3							
	1 fast-on HSD activ	ve for DCDC3							
DCDC3_FA1	0 slow-off HSD not	active for DCDC3							
	1 slow-off HSD act	ive for DCDC3							
DCDC3_S2:S1	Ramp-up support t	hreshold voltage (av	ailable for Rev 1.1 o	nly)					
	<b>00</b> threshold = $-50$	<b>00</b> threshold = -50 mV							
	<b>01</b> threshold = $-10$	<b>01</b> threshold = -100 mV							
	<b>10</b> threshold = -150 mV								
	<b>11</b> threshold = $-20$	0 mV							
Note:	r/w (read only): r/w	for engineering use;	read only in product	tion					

(1) Register reset on Power On Reset (POR)

# Table 5-26. DCDC\_CONFIG2<sup>(1)</sup> ; Register Address: 13h

B7	B6	B5	B4	B3	B2	B1	B0	
RSVD	RSVD	RSVD	RSVD	RSVD	DCDC3_ SSC_DELTA	DCDC3_ EN_SSC	DCDC3_ EN_CP_OSC	
0	0	0	0	0	1	0	1	
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP	
r	r	r	r	r	r/w (read only)	r/w (read only)	r/w (read only)	
SPARE	Unused bit read returns 0							
DCDC3_SSC_DE LTA	0 SSC variation 200 kHz							
	1 SSC variation 30	0 kHz						
DCDC3_EN_SSC	0 spread spectrum	clocking is off						
	1 spread spectrum clocking is on							
DCDC3_EN_CP_ OSC	0 oscillator source dcdc3-clk							
	1 oscillator source bypass-cp-clk							
Note:	r/w (read only): r/w	for engineering use;	read only in produc	tion				

B7	B6	B5	B4	B3	B2	B1	В0		
SPARE	SPARE	EN_FAST_RAMP	DCDC1/2_FA2	DCDC1/2_FA1	DCDC3_synch	nILIM_MAPPING	EN_nILIM_xI		
0	0	1	0	0	0	0	1		
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP		
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w		
SPARE	Unused bit read ret	urns <b>0</b>							
Note:	for later use	or later use							
EN_FAST_RAMP	available from rev	available from rev 1.2 of silicon							
	0 ramp speed of D	CDC3 in VCON mod	e is as in previous v	ersions					
	1 fast ramp-up ena	bled, the rising edge	in VCON mode is s	peed-up					
DCDC1/2_FA2	0 fast-on HSD not a	active for DCDC1 an	d DCDC2						
	1 fast-on HSD active for DCDC1 and DCDC2								
DCDC1/2_FA1	0 slow-off HSD not active for DCDC1 and DCDC2								
	1 slow-off HSD active for DCDC1 and DCDC2								
DCDC3_synch	available from rev 1.1 of silicon								
	0 DCDC3 not syncl	hzronized to DCDC1	and DCDC2; SSC of	ption allowed					
	1 DCDC3 synchzro	nized to DCDC1 and	DCDC2; SSC option	on not allowed					
nILIM_MAPPING	available from rev	1.1 of silicon							
	0 negative current l	imit for DCDC3 is de	fined by bit EN_nIL	M_xI					
	1 negative current	imit for DCDC3 is ma	apped to pin DCDC	3_SEL and defined a	is listed below:				
	DCDC3_SEL = 0: r	negative current limit	is disabled (for VCC	ON up-ramping)					
	DCDC3_SEL = 1: r	negative current limit	is enabled (for VCC	N down-ramping)					
	Note: nILIM_MAPPING is not gating DCDCx_SEL_CTRL bits in registers DCDCx_CTRL and vice versa								
EN_nILIM_xI	available from rev	1.1 of silicon							
	<b>0</b> negative current l PWM mode at zero	imit for DCDC3 is dis load current	sabled; the setting s	till allows a small neg	gative inductor curre	nt needed to operate	the converter in		
	1 negative current	imit for DCDC3 enab	oled; needed for a fa	st ramp down of the	output voltage in VC	CON mode			

(1) Register reset on Power On Reset (POR)

## Table 5-28. VERNUM<sup>(1)</sup> ; Register Address: 15h

B7	B6	B5	B4	B3	B2	B1	B0	
VERNUM	VERNUM	VERNUM	VERNUM	VERNUM	VERNUM	VERNUM	VERNUM	
0	0	0	1	0	0	1	1	
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP	
r	r	r	r	r	r	r	r	
VERNUM	Value depending on silicon revision							
	0x00 - hardware re	vision 1.0						
	0x01 - hardware revision 1.1							
	0x11 - hardware revision 1.1 with programming 42							
	0x12 - hardware revision 1.2 with programming 42							
	0x13 - hardware revision 1.3 with programming 42							

# Table 5-29. PM\_TRIG<sup>(1)</sup>; Register Address: 1Ch; function not supported by TPS657120

B7	B6	B5	B4	B3	B2	B1	B0
PWR_MODE[1]	PWR_MODE[0]	PM_TRIG[5]	PM_TRIG[4]	PM_TRIG[3]	PM_TRIG[2]	PM_TRIG[1]	PM_TRIG[0]
0	0	0	0	0	0	0	0
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
PM_TRIG[5:0]							
PWR_MODE[1:0]							

(1) Register reset on Power On Reset (POR)

## Table 5-30. PRODUCT\_ID<sup>(1)</sup> ; Register Address: 1Dh

B7	B6	B5	B4	B3	B2	B1	B0
ID[7]	ID[6]	ID[5]	ID[4]	ID[3]	ID[2]	ID[1]	ID[0]
1	1	1	0	0	0	0	0
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
ID[7:0]	Product Identification						

(1) Register reset on Power On Reset (POR)

## Table 5-31. MANUFACTURER\_ID<sup>(1)</sup> ; Register Address: 1Eh

B7	B6	B5	B4	B3	B2	B1	B0
MID[7]	MID[6]	MID[5]	MID[4]	MID[3]	MID[2]	MID[1]	MID[0]
0	0	0	0	0	0	1	0
r	r	r r r r r r					
MID[7:0]	Manufacturer Identification						

(1) Register reset on Power On Reset (POR)

# Table 5-32. USID<sup>(1)</sup> ; Register Address: 1Fh

B7	B6	B5	B4	B3	B2	B1	B0	
SPARE	SPARE	MID[9]	MID[8]	USID[3]	USID[2]	USID[1]	USID[0]	
0	0	0	1	0	1	0	х	
OTP	OTP	-	-	OTP	OTP	OTP	OTP / ADR_SELECT	
r/w	r/w	r	r	r/w (read only)	r/w (read only)	r/w (read only)	r	
USID[3:0]	unique slave identifier; GPIO1 can optionally be used as the adress select input for USID[0], if the option is active, USID[0] is set 1 when ADR_SELECT is pulled to a HIGH level, USID[0] is set to 0 when ADR_SELECT is set LOW again. It is allowed to change the state of ADR_SELECT during operation. and USID[0] will update accordignly.							
MID[8,9]	manufacurer ID MSB							
SPARE	for later use							
Note:	r/w (read only): r/w	r/w (read only): r/w for engineering use; read only in production						

# 6 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 6.1 Application Information

The target application is powering a Baseband and RF-PA.

## 6.2 Typical Application





## 6.2.1 Design Requirements

The design requirements are shown in Table 6-1.

DESIGN PARAMETER	VALUE			
Typical Input Voltage	5.0 V			
DCDC1 Output Voltage	1.7 V			
DCDC2 Output Voltage	2.65 V			
DCDC3 Output Voltage	3.8 V			
LDO1 Output Voltage	1.8 V			
LDO2 Output Voltage	2.8 V			

#### Table 6-1. Design Parameters

### 6.2.2 Detailed Design Procedure

#### 6.2.2.1 Output Filter Design (Inductor and Output Capacitor)

#### 6.2.2.1.1 Inductor Selection

The converters operates typically with a  $1.5-\mu$ H or  $2.2-\mu$ H output inductor. The selected inductor has to be rated for its dc resistance and saturation current. The DC resistance of the inductance will influence directly the efficiency of the converter. Therefore an inductor with lowest dc resistance should be selected for highest efficiency.

Equation 3 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 3. This is recommended because during heavy load transient the inductor current will rise above the calculated value.

$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f} \qquad I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$

where

- f = Switching Frequency (2.25MHz typical)
- L = Inductor Value
- $\Delta I_L$  = Peak-to-Peak inductor ripple current
- I<sub>Lmax</sub> = Maximum Inductor current

The highest inductor current will occur at maximum Vin.

Open core inductors have a soft saturation characteristic and they can usually handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. It must be considered, that the core material from inductor to inductor differs and will have an impact on the efficiency especially at high switching frequencies.

Note that the step down converter has internal loop compensation. The internal loop compensation is designed to work with an output filter corner frequency calculated as follows:

$$f_{\rm c} = \frac{1}{2\pi\sqrt{L \times {\rm Cout}}} \text{ with } L = 1.5 \ \mu\text{H}, \text{ Cout} = 10 \ \mu\text{F}$$
(4)

This leads to the fact the selection of external L-C filter has to be coped with the above equation. As a general rule the product of L x  $C_{OUT}$  should be constant while selecting smaller inductor or increasing output capacitor value.

Refer to Table 6-2 and the typical applications for possible inductors.

(3)

INDUCTOR TYPE	INDUCTOR VALUE	SUPPLIER	COMMENT
MDT1608-CH2R2M	2.2 μH	Toko	for DCDC1 and DCDC2 (small size)
MDT2012-CH2R2N	2.2 μH	Toko	for DCDC1 and DCDC2 (small size, good efficiency)
DFE201610C-2R2	2.2 μH	Toko	for DCDC1 and DCDC2 (high efficiency)
DFE252010-1R5N	1.5 μH	Toko	for DCDC3

### Table 6-2. Tested Inductors

#### 6.2.2.1.2 Output Capacitor Selection

The advanced Fast Response voltage mode control scheme of the step-down converter allows the use of small ceramic capacitors with a typical value of 10  $\mu$ F, without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values result in lowest output voltage ripple and are therefore recommended. For an inductor value of 1.5  $\mu$ H or 2.2  $\mu$ H, an output capacitor with 10  $\mu$ F can be used. See the recommended components.

If ceramic output capacitors are used, the capacitor RMS ripple current rating will always meet the application requirements. Just for completeness the RMS ripple current is calculated using Equation 5.

$$I_{\text{RMSCout}} = \text{Vout} \times \frac{1 - \frac{\text{Vout}}{\text{Vin}}}{\text{L} \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(5)

At nominal load currents, the inductive converters operate in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor; see Equation 6.

$$\Delta \text{Vout} = \text{Vout} \times \frac{1 - \frac{\text{Vout}}{\text{Vin}}}{\text{L} \times f} \times \left(\frac{1}{8 \times \text{Cout} \times f} + \text{ESR}\right)$$
(6)

Where the highest output voltage ripple occurs at the highest input voltage Vin.

At light load currents, the converter operates in Power Save Mode and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.

#### 6.2.2.1.3 Input Capacitor / Output Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. The converters need a ceramic input capacitor of 10  $\mu$ F. The input capacitor can be increased without any limit for better input voltage filtering. As the output capacitor influences the loop stability, any deviation form the required output capacitance may cause the DC-DC converter or LDO to become unstable.

ТҮРЕ	VALUE	VOLTAGE RATING	SIZE	SUPPLIER	MATERIAL
GRM155R60J475ME87	4.7 μF	6.3 V	0402	Murata	Ceramic X5R
GRM155R60J225ME15D	2.2 μF	6.3 V	0402	Murata	Ceramic X5R
GRM185R60J225	2.2 μF	6.3 V	0603	Murata	Ceramic X5R
GRM188R60J475KE19	4.7 μF	6.3 V	0603	Murata	Ceramic X5R
GRM188R61A106ME69	10 μF	10 V	0603	Murata	Ceramic X5R
GRM21BR60J226M	22 µF	6.3 V	0805	Murata	Ceramic X5R
GRM21BR60J476ME15	47 µF	6.3 V	0805	Murata	Ceramic X5R

#### Table 6-3. Tested Capacitors

### 6.2.2.1.4 Voltage Change on DCDC1, DCDC2 and DCDC3

The output voltage of the DC-DC converters can be changed during operation by the digital interface. In addition, the DC-DC converters can be configured such that toggling DCDC3\_SEL switches between two different sets of output voltages defined in registers DCDCx\_OP and DCDCx\_AVS.

## 6.2.3 Application Curve



# 7 Power Supply Recommendations

The power supply decoupling and bulk capacitors are shown in the application drawing.

# 8 Layout

### 8.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulators may show poor line and/or load regulation and stability issues as well as EMI problems. It is critical to provide a low impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitors must be placed as close as possible to the IC pins as well as the inductor and output capacitor.

Keep the common path to the GND pins, which returns the small signal components, and the high current of the output capacitors as short as possible to avoid ground noise. The VDCDCx trace should be connected right to the output capacitor and routed away from noisy components and traces (for example, the L1, L2, and L3 traces). See the EVM users guide for details about the layout for TPS657120.

## 8.2 Layout Example





### 9 Device and Documentation Support

#### 9.1 Device Support

#### 9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 9.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 9.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 9.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

TI E2E<sup>™</sup> Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS657120YFFR	ACTIVE	DSBGA	YFF	30	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS 657120	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



1	*All dimensions are nominal												
	Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TPS657120YFFR	DSBGA	YFF	30	3000	180.0	8.4	2.4	2.7	0.69	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

17-Jun-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS657120YFFR	DSBGA	YFF	30	3000	182.0	182.0	20.0

# **YFF0030**



# **PACKAGE OUTLINE**

# DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.



# YFF0030

# **EXAMPLE BOARD LAYOUT**

# DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



# YFF0030

# **EXAMPLE STENCIL DESIGN**

# DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated