

Synchronous Step-Up PFM DC/DC Converter

FEATURES

- **Operating Input Voltage Range**: 0.9 V ~ 5.5 V
- **Output Voltage Range**: 1.8 V~5.0 V with (0.1 V increments, accuracy \pm 2.0%)
- **Built-in Switching NMOSFET (**0.6 Ω) and Synchronous Rectification PMOSFET (0.65 Ω)
- **Low Operating Supply Current**: 6.3 μA
- **High Speed Transient Response**
- **Load Disconnect Function (**IXD2140A)
- **Bypass Mode (**IXD2140C)
- **Small Package**: SOT-25 and USP-6EL
- **EU RoHS Compliant, Pb Free**

APPLICATION

- Mouse, Keyboards
- Cameras, VCRs
- Remote Control
- Game Consoles

o **Various portable equipment**

DESCRIPTION

The IXD2140 IC is a step-up synchronous PFM DC/DC converter with internal 0.6 Ω N-channel switching and 0.65 Ω P-channel synchronous rectifier transistors.

PFM control enables a low quiescent current, making the IXD2140 ideal for portable devices that require high efficiency.

This IXD2140 converter maintains stable operation with low ESR ceramic capacitors at input and output.

The IXD2140 converter can start from 0.9 V input voltage if the output voltage is set to 3.3 V and load current is less than 1 mA, which allows use of the IXD2140 converter in applications powered from a single alkaline or nickel-metal hydride battery.

The output voltage is factory preset from 1.8 V to 5.0 V (± 2.0%) in steps of 0.1 V.

The Load Disconnect Function to break continuity between the input and output at shutdown protects both battery and load from uncontrolled operation (IXD2140A).

A bypass mode function to maintain continuity between the input and output (IXD2140C) keeps battery connected to load, if it is important.

TYPICAL APPLICATION CIRCUIT TYPICAL PERFORMANCE CHARACTERISTIC

Efficiency vs. Output Current $IXD2140A331MR-G, V_{OUT} = 3.3 V$

ABSOLUTE MAXIMUM RATINGS

Note:

* All voltages measured in respect to GND.

1) The maximum value should be either $V_{\text{OUT}} + 0.3 V$, or +7.0 V, which is the lowest.

ELECTRICAL OPERATING CHARACTERISTICS

IXD2140A/C $\qquad \qquad$ Ta = 25 $^{\circ}$ C

PARAMETER		SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	CIRCUIT
Input Voltage		V _{BAT}				5.5	\vee	
Output Voltage		$V_{OUT(E)}^{2)}$	V_{PULL} = 1.5 V, Voltage to start oscillations, while V_{OUT} is decreasing	E1		V	$\circled{1}$	
Operating Start Voltage ⁶⁾		V_{ST}	I_{OUT} = 1 mA,	$\overline{}$		0.9	\vee	(2)
Operating Stop Voltage ⁷⁾		V _{HLD}	$R_i = 1 k\Omega$	$\overline{}$	0.7		\vee	(2)
Supply Current		I_{Ω}	Oscillations stop, $V_{\text{OUT}} = V_{\text{OUT}(T)} + 0.5 V^{1}$	E2		μA	(5)	
Input Pin Current		I_{BAT}	$V_{\text{OUT}} = V_{\text{OUT(T)}} + 0.5 \text{ V}^{1}$	$\overline{}$	0.25	1.0	μA	(5)
Standby Current	IXD2140A	ISTBA	$V_{BAT} = V_{LX} = V_{OUT(T)}^{1}$, $V_{OUT} = V_{CE} = 0$		0.1	1.0	μA	(4)
	IXD2140C	ISTBC	$V_{BAT} = V_{LX} = 5.5 V$, VCE = 0		3.5	6.1	μA	6
Lx Leakage Current		I_{LxL}	$V_{BAT} = V_{LX} = V_{OUT(T)}^{1}$, $V_{OUT} = V_{CF} = 0$	\overline{a}	0.1	1.0	μA	\circledS
Switching Current Limit		I _{PFM}	l_{OUT} = 3 mA	295	350	405	mA	(2)
Maximum ON Time		t _{on Max}	$V_{PULL} = 1.5 V$, $V_{OUT} = V_{OUT(T)} \times 0.98^{1}$	3.1	4.6	6.0	μs	\circledD
Lx P-Channel Switch ON Resistance ³⁾		R_{LXP}	$V_{BAT} = V_{LX} = V_{CE} = V_{OUT(T)} + 0.5 V^{1}$ I_{OUT} = 200 mA	E ₃		Ω	\circledcirc	
Lx N-Channel Switch ON Resistance		R_{Lxn}	$V_{BAT} = V_{CF} = 3.3 V$, $V_{OUT} = 1.7 V$		0.6		Ω	(8)
CE "High" Voltage		V_{CFH}	$V_{BAT} = V_{PUL} = 1.5 V, V_{OUT} = V_{OUT(T)} \times 0.98^{1}$	0.75^{6}		5.5	\vee	\circ
CE "Low" Voltage		$V_{\rm CFL}$	$V_{BAT} = V_{PUL} = 1.5 V$, $V_{OUT} = V_{OUTT} \times 0.98^{1}$	Ω		0.3^{7}	\vee	\circ
CE "High" Current		I_{CFH}	$V_{BAT} = V_{CF} = V_{IX} = V_{OUT} = 5.5$ V	-0.1		0.1	μA	\circledD
CE "Low" Current		$I_{\rm CFL}$	$V_{BAT} = V_{IX} = V_{OUT} = 5.5 V$. $V_{CF} = 0 V$	-0.1		0.1	μA	$\circled{0}$
Efficiency ⁴		EFFI	$V_{BAT} = V_{CE} = 1.8 V, V_{OUT(T)} = 2.5 V^{1}$ I_{OUT} = 30 mA		81		$\frac{0}{0}$	(2)
Efficiency ⁴		EFFI	$V_{BAT} = V_{CE} = 1.8 V, V_{OUT(T)} = 3.3 V^{1}$ I_{OUT} = 30 mA		85		$\%$	$\circled{2}$
Efficiency ⁴		EFFI	$V_{BAT} = V_{CE} = 1.8 V, V_{OUT(T)} = 5.0 V,$ I_{OUT} = 30 mA		86		$\frac{0}{0}$	(2)

NOTE:

.

Unless otherwise stated, $\rm V_{BAT}$ = $\rm V_{CE}$ = 1.5 V

1) $V_{\text{OUT(T)}}$ - Nominal Output Voltage

2) $\mathsf{V}_{\mathsf{OUT}(E)}$ - Effective Output Voltage, ripple component including.

3) R_{LXP} = (V_{LX} - V_{OUT}) / 200 mA

4) EFFI = [{(Output Voltage) × (Output Current)] / [(Input Voltage) × (Input Current)}] × 100%

5) R_{LXY} measurement method is shown in the circuit diagram.

6) Minimum Input voltage, at which output voltage reach programmed value

7) Maximum Input voltage, at which output voltage falls below programmed value

ELECTRICAL OPERATING CHARACTERISTICS (Continued)

PIN CONFIGURATION

The dissipation pad for the USP-6EL package should be solder-plated in recommended mount pattern and metal masking to enhance mounting strength and heat release. If the pad needs to be connected to other pins, it should be connected to the pin No.6 (GND).

PIN ASSIGNMENT

BLOCK DIAGRAM

Diodes inside the circuits are ESD protection diodes and parasitic diodes. The IXD2140A and IXD2140C do not have the C_L discharge function. The IXD2140Axx1 and IXD2140Cxx1 do not have the UVLO function.

BASIC OPERATION

The IXD2140 IC consists of a Reference Voltage source, a PFM comparator; an N-channel switching transistor, a P-channel synchronous rectifier transistor, a current sense circuit, a PFM control circuit, a CE control circuit, and other blocks (refer to the block diagram).

The IXD2140 operates in a burst mode to maximize efficiency at wide range of the input voltages and output currents. In addition, this mode guarantees excellent transient response, which allows use of small ceramic capacitors to create a compact, high-performance boost DC/DC converter.

The synchronous rectification allows utilize maximum energy stored in inductor to achieve high efficiency at low and high load.

However, burst mode is associated with ripple noise at the output voltage required to trip PFM comparator. Therefore, effective output voltage $V_{\text{OUT/E}}$ includes ripple component that should be taken in to consideration by designers and carefully evaluated before using in the actual product. Typical curves for L_x and V_{OUT} pins shown below.

Reference Voltage Source (V_{REF})

The Reference Voltage source provides the internal reference to ensure stable output voltage of the DC/DC converter.

PFM Comparator

The PFM Comparator compares reference voltage with feedback signal, which is an output voltage divided by internal resistive divider. If value of the feedback signal falls below V_{REF}, PFM Comparator turns on PFM Controller to start pulse sequence and charge output capacitor C_L . When value of the feedback signal becomes higher than V_{REF}, PFM Comparator turns off PFM Controller, which stops pulse sequence.

Current Sense circuit

The current sense circuit monitors the inductor current flowing through the N-channel transistor connected to the L_x pin, when this transistor is ON.

When inductor current becomes equal I_{PFM} value, Current Sense circuit sends signal to the PFM Controller, which turns OFF the N-channel transistor and turns ON the P-channel synchronous rectifier transistor. However, if the load becomes much larger than the energy provided by converter, the V_{OUT} voltage falls below V_{BAT} voltage. At this condition, controller cannot regulate inductor current, which may exceed I_{PFM} value and destroy P-channel transistor.

PFM Controller

The PFM Controller operates N-channel and P-channel transistors through Buffer Driver to keep output voltage stable, adjusting on/off time dynamically in respect to load. If energy provided to the load in a single pulse is enough to trigger PFM comparator, PFM controller stops generating pulses until output voltage falls below PFM Comparator's threshold. After that, PFM controller generates next pulse. Pulse frequency depends on load, increasing with the load current. However, at high load, energy provided to the load in a single pulse may be not enough to trigger PFM comparator, and next pulse will be generated immediately after V_{LX} pin voltage falls below V_{OUT}. At this condition, IXD2140 operates in continues conduction mode generating sequence of pulses until PFM Comparator will be triggered by rising output voltage.

Load Disconnection Function, Bypass Mode

When the CE pin is in a logic LOW state, the IXD2140 enters into standby mode and stops circuits required for the boost operation.

In the standby mode, the IXD2140A turns off both the N- and P-channel transistors, which cuts off the path for current between L_x and V_{OUT} pins, disconnecting load from voltage source. The parasitic diode control circuit connects the cathode of parasitic P-channel synchronous rectifier transistor's diode to the L_x pin, preventing current flow into the load (See figure 1).

In the standby mode, the IXD2140C version turns the N-channel transistor off, but the P-channel synchronous rectifier transistor remains on, when $V_{LX} > V_{OUT}$, and the parasitic diode control circuit connects the cathode of parasitic P-channel synchronous rectifier transistor's diode to the V_{OUT} pin (See figure 2). If V_{LX} < V_{OUT}, the P channel synchronous rectifier transistor is OFF and the parasitic diode cathode connected to the V_{OUT} pin prevents C_L to discharge into V_{BAT} source. However, during initial ~500 µs after power up, the IXD2140C parasitic diode is connected as shown at figure 1, even if CE pin is logic LOW. After that, normal operations start.

VBAT - VOUT Voltage Detection Circuit

The V_{BAT} - V_{OUT} Voltage Detection Circuit compares the V_{BAT} pin voltage with the V_{OUT} pin voltage, and whichever is the highest used as the IC power supply (V_{DD}) .

In addition, if, during normal operation, the input voltage becomes higher than the output voltage, the PFM Controller turns N-channel transistor off and the P-channel synchronous rectifier transistor on so that the input

voltage passes through to the output. When the input voltage becomes lower than the output voltage, the circuit automatically returns to the normal boost operation. This detection circuit does not operate in the standby mode in IXD2140A version.

Inrush Current Protection Circuitry

This circuitry limits inrush current from the V_{LX} pin to the V_{OUT} pin, charging C_L capacitor with stable current after V_{BAT} voltage applied, until V_{OUT} voltage reaches close to V_{BAT} . After that, Inrush Current Protection circuitry disables with several hundred μ s ~ several ms delay time, and the IC becomes operational.

The IXD2140C starts Inrush Current protection ~500 µs after power up disregard to CE pin logic state and the IXD2140A version starts Inrush Current protection only after CE pin is set logic High.

Inrush Current Protection Characteristics shown below.

L = 4.7 μH (VLF302512M-4R7M), C_{IN} = 4.7 μF (LMK107BJ475MA), C_L = 10 μF (LMK107BJ106MA), I_{OUT} =1 mA, Ta = 25[°]C **UVLO**

This function is under development now.

CL Discharge Function

This function is under development now.

TYPICAL APPLICATION CIRCUIT

EXTERNAL COMPONENTS

Note:

- 1. Recommended Inductor's value is $4.7 \mu H$; however, inductors from $4.7 \mu H$ to 10.0 μH can be used.
2. The ripple voltage will increase if tantalum or electrolytic capacitors with high ESR are used as the l
- The ripple voltage will increase if tantalum or electrolytic capacitors with high ESR are used as the load capacitor C_L. The operation could also become unstable, so carefully check this in the actual product.

LAYOUT AND USE CONSIDERATIONS

- 1. Do not exceed the value of stated absolute maximum ratings.
- 2. The IXD2140 performance is greatly influenced by not only the ICs' characteristics, but also by those of the external components. Care must be taken when selecting external components.
- 3. Ensure that the PCB ground traces are as thick as possible, as variations in ground potential caused by high ground currents at the time of switching may result in instability of the IC.
- 4. Mount each external component as close to the IC as possible and use thick, short connecting traces to reduce the circuit impedance.
- 5. An excessive current larger than the I_{PFM} flowing in the N- or P-channel transistors could destroy the IC.
- 6. In the bypass mode, the internal P-channel synchronous rectifier transistor is in on state to allow current flow between L_x and V_{OUT} pins. However, an excessive current could destroy the P-channel synchronous rectifier transistor.
- 7. The CE pin does not have an internal pull-up or pull-down resistors, so, do not left this pin open.
- 8. The IXD2140 is optimized for 4.7 µH inductor; however, inductors in the range from 4.7 to 10 µH can be used. If inductors above 4.7 µH, but in this range, will be used, we recommend evaluate them before use in final product.
- 9. At high temperatures, the product performance could vary causing the efficiency to decline. Evaluate this carefully, if the product will be used at high temperatures.
- 10. Note that the standby leakage current of the P-channel synchronous rectifier transistor at high-temperature operations could charge C_L capacitor, increasing output voltage of the IXD2140A.
- 11. The output voltage ripple effect from the load current causes the average output voltage to fluctuate, so carefully evaluate this in the actual product before use.
- 12. When the IXD2140 is activated at low input voltage, it may operate at discontinues conduction mode until the output voltage reaches about 1.7 V. The burst mode operations stats after that (See the figure below.)

 $V_{BAT} = V_{CE} = 0 \rightarrow 1.7 V$, $V_{OUT} = 1.8 V$, $I_{OUT} = 1 mA$, $L = 4.7 \mu H$, $C_L = 10 \mu F$, Ta=25°C

- 13. If the C_L capacitance or load current is excessively high, start-up time during which the IXD2140 operates in discontinues conduction mode will increase.
- 14. If after start-up the input voltage is higher than the output voltage due high load, then the circuit automatically enters mode with L_X pin connected to V_{OUT} pin through P-channel transistor in ON state. When the input

voltage becomes equal output voltage, normal operation restores, but repeated switching between modes may cause the ripple voltage fluctuate. (Refer to the graphic below).

- 15. If another power supply is connected to the IXD2140A/IXD2140C V_{OUT} pin, the IC could be destroyed.
- 16. Transitional voltage drop or rise should not exceeds IC limits to prevent its damage
- 17. The IXD2140A version may not start operate properly, if load current exceeds inrush current limit and output voltage does not rise above $V_{BAT} - 0.35 V$. Also at this condition, the IXD2140C version bypass mode will not operate too.

TEST CIRCUITS

External Components, where applicable

 $L = 4.7 \mu H$, $C_L = 10 \mu F$, (ceramic)) Circuit $\overline{0}$ R_{PULL} = 100 Ω **Circuit**[®] $R_{PULL} = 4.7 \Omega$

Circuit $\mathbb O$ Circuit $\mathbb O$

Circuit © Circuit Contract Contra

Circuit 3 Ci

CIN = 4.7 μF, (ceramic) **Circuit : LX N-channel transistor ON Resistance Measurement** Adjust V_{PULL} until L_X pin voltage becomes 100 mV, when the N-channel transistor is ON, and measure V1 voltage.

$$
R_{LXN} = \frac{V_{LX}}{V1 - V_{LX}} * R_{PULL} = \frac{0.1}{V1 - 0.1} * 4.7, \Omega
$$

 $V1-V_{LX}$ $V1-V_{LX}$ $V1-V_{LX}$ $V1$ -0.1
Use an oscilloscope or other instrument to measure the Lx and V1 voltage.

TYPICAL PERFORMANCE CHARACTERISTICS

(1) Efficiency vs. Output Current \Box Topr = 25 °C

IXD2140A331MR-G (Vout = 3.3 V)

L = 4.7 μH (VLF302512M-4R7M), C_N = 4.7 μF (LMK107BJ475MA), CL = 10μF (LMK107BJ106MA)

IXD2140A501MR-G (Vout = 5.0 V)

(2) Output Voltage vs. Output Current

IXD2140A331MR-G (Vout = 3.3 V)

IXD2140A331MR-G (VOUT = 3.3 V) L = 10 μH (VLF302512M-4R7M), CIN = 4.7 μF (LMK107BJ475MA),CL = 10μF (LMK107BJ106MA)

IXD2140A501MR-G (Vout = 5.0 V)

L = 10 μH (VLF302512M-4R7M), CIN = 4.7 μF (LMK107BJ475MA),CL = 10μF (LMK107BJ106MA)

IXD2140A331MR-G (Vout = 3.3 V) L = 10 μH (VLF302512M-4R7M), CIN = 4.7 μF (LMK107BJ475MA),CL = 10μF (LMK107BJ106MA)

(2) Output Voltage vs. Output Current \Box Topr = 25 °C

IXD2140A501MR-G (Vout = 5.0 V)

 $L = 4.7$ μH (VLF302512M-4R7M), $C_N = 4.7$ μF (LMK107BJ475MA), $C_L = 10$ μF (LMK107BJ106MA)

(3) Ripple Voltage vs. Output Current

IXD2140A331MR-G (Vout = 3.3 V)

L = 4.7 μH (VLF302512M-4R7M), C_N = 4.7 μF (LMK107BJ475MA), CL = 10μF (LMK107BJ106MA)

IXD2140A501MR-G (Vout = 5.0 V)

L = 4.7 μH (VLF302512M-4R7M), C_N = 4.7 μF (LMK107BJ475MA), CL = 10μF (LMK107BJ106MA)

IXD2140A501MR-G (Vout = 5.0 V) $L = 10$ μH (VLF302512M-4R7M), $C_N = 4.7$ μF (LMK107BJ475MA), $C_L = 10$ μF (LMK107BJ106MA)

IXD2140A331MR-G (VOUT = 3.3 V)

L = 10 μH (VLF302512M-4R7M), CIN = 4.7 μF (LMK107BJ475MA),CL = 10μF (LMK107BJ106MA)

An IIXYS Company

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(4) Output Voltage vs. Ambient Temperature \overline{C} Topr = 25 °C

 $IXD2140x33x$ (Vout = 3.3 V) $IXD2140x50x$ (Vout = 5.0 V)

(8) Switching Current vs. Ambient Temperature (9) Switching Current vs. Input Voltage Topr = 25 ⁰C

IXD2140

 $L = 4.7$ μH (VLF302512M-4R7M), $C_N = 4.7$ μF (LMK107BJ475MA), $C_L = 10$ μF (LMK107BJ106MA)

(12) Lx Switch P-Channel ON resistance vs. Output Voltage (13) Lx Leakage Current vs. Ambient Temperature

IXD2140

IXD2140x50x

L = 4.7 μH (VLF302512M-4R7M), C_N = 4.7 μF (LMK107BJ475MA), CL = 10μF (LMK107BJ106MA)

(14) CE "High" Voltage vs. Output Voltage (15) CE "Low" Voltage vs. Output Voltage Topr = 25 ⁰C

IXD2140 xxx1

L = 4.7 μH (VLF302512M-4R7M), Cո = 4.7 μF (LMK107BJ475MA),Cι = 10μF (LMK107BJ106MA)
R_L = V_{ουτιεν}1 mA

(18) Output Voltage V_{OUT} at Start-up

IXD2140x331

 V_{OUT} = 3.3 V, V_{BAT} = V_{CE} = 0 \rightarrow 1.8 V, R_L = 330 Ω

 $L = 4.7$ μH (VLF302512M-4R7M), $C_{N} = 4.7$ μF (LMK107BJ475MA), $C_{L} = 10$ μF (LMK107BJ106MA

 V_{OUT} :2 V/div, V_{BAT}:2 V/div, V_{LX}:5 V/div, I_{LX}:500 mA/div, Time: 500 μs/div

(16) Operation Start Voltage vs. Ambient Temperature (17) Operation Stop Voltage vs. Ambient Temperature IXD2140 xxx1

L = 4.7 μH (VLF302512M-4R7M), Cא= 4.7 μF (LMK107BJ475MA),C⊾= 10μF (LMK107BJ106MA)
R_L = 1 kΩ

IXD2140x331

 V_{OUT} = 3.3 V, V_{BAT} = V_{CE} = 0 \rightarrow 1.8 V, R_L = 3300 Ω $L = 4.7$ μH (VLF302512M-4R7M), $C_N = 4.7$ μF (LMK107BJ475MA), $C_L = 10$ μF (LMK107BJ106MA

V_{OUT}:2 V/div, V_{BAT}:2 V/div, V_{LX}:5 V/div, I_{LX}:500 mA/div, Time: 500 μs/div

(18) Output Voltage V_{OUT} at Start-up (Continue) Topr = 25 $\mathrm{^{0}C}$

IXD2140x501

 V_{OUT} = 5.0 V, V_{BAT} = V_{CF} = 0→3.3 V, R_L = 500 Ω

 $L = 4.7$ μH (VLF302512M-4R7M), C_M = 4.7 μF (LMK107BJ475MA), C_L = 10μF (LMK107BJ106MA

 $V_{OUT}:2 V/div, V_{BAT}:2 V/div, V_{LX}:5 V/div, I_{LX}: 500 mA/div, Time:500 µs/div$

(19) Load Transient Response

IXD2140x181

 $V_{OUT} = 1.8 V, V_{BAT} = V_{CE} = 0.9 V, I_{OUT} = 1 mA \rightarrow 25 mA$

L = 4.7 μH (VLF302512M-4R7M), C_N = 4.7 μF (LMK107BJ475MA), CL = 10μF (LMK107BJ106MA

 $V_{OUT}:100 mV/div, V_{LX}: 5 V/div, I_{LX}: 500 mA/div, I_{OUT}: 25 mA/div, Time:50 s/div$ IXD2140x331

 $V_{\text{OUT}} = 3.3 \text{ V}, V_{\text{BAT}} = V_{\text{CE}} = 1.8 \text{ V}, I_{\text{OUT}} = 1 \text{ mA} \rightarrow 50 \text{ mA}$

L = 4.7 μH (VLF302512M-4R7M), C_N = 4.7 μF (LMK107BJ475MA), CL = 10μF (LMK107BJ106MA

V_{OUT}:2 V/div, V_{BAT}:2 V/div, V_{LX}:5 V/div, I_{LX}: 500 mA/div, Time:500 μs/div

IXD2140x501

 V_{OUT} = 5.0 V, V_{BAT} = V_{CE} = 0 \rightarrow 5.5 V, R_L = 500 Ω

 $L = 4.7$ μH (VLF302512M-4R7M), $C_N = 4.7$ μF (LMK107BJ475MA), $C_L = 10$ μF (LMK107BJ106MA

V_{OUT}:2 V/div, V_{BAT}:2 V/div, V_{LX}:5 V/div, I_{LX}: 500 mA/div, Time:500 μs/div

IXD2140x181

 $V_{\text{OUT}} = 1.8 \text{ V}, V_{\text{BAT}} = V_{\text{CE}} = 0.9 \text{ V}, I_{\text{OUT}} = 25 \text{ mA} \rightarrow 1 \text{ mA}$

V_{OUT}:100 mV/div, V_{LX}: 5 V/div, I_{LX}: 500 mA/div, I_{OUT}: 25 mA/div, Time:50 s/div

IXD2140x331

 $V_{\text{OUT}} = 3.3 \text{ V}, V_{\text{BAT}} = V_{\text{CE}} = 1.8 \text{ V}, I_{\text{OUT}} = 50 \text{ mA} \rightarrow 1 \text{ mA}$

L = 4.7 μH (VLF302512M-4R7M), C_N = 4.7 μF (LMK107BJ475MA), CL = 10μF (LMK107BJ106MA

V_{OUT}:2 V/div, V_{BAT}:2 V/div, V_{LX}:5 V/div, I_{LX}: 500 mA/div, Time:500 μs/div

(19) Load Transient Response \overline{C} Topr = 25 °C

IXD2140x501

 $V_{\text{OUT}} = 5.0 \text{ V}, V_{\text{BAT}} = V_{\text{CE}} = 3.7 \text{ V}, I_{\text{OUT}} = 1 \text{ mA} \rightarrow 100 \text{ mA}$

IXD2140x501 $V_{\text{OUT}} = 5.0 \text{ V}, V_{\text{BAT}} = V_{\text{CE}} = 3.7 \text{ V}, I_{\text{OUT}} = 100 \text{ mA} \rightarrow 1 \text{ mA}$

V_{OUT}:2 V/div, V_{BAT}:2 V/div, V_{LX}:5 V/div, I_{LX}: 500 mA/div, Time:500 μs/div

ORDERING INFORMATION

IXD2140①②③④⑤⑥-⑦

Note:

1) The product with the C_L discharge function is a semi-custom product.

2) V_{OUT} = 3.3 V is a standard value

3) The "-G" suffix denotes halogen and antimony free, as well as being fully ROHS compliant.

PACKAGE DRAWING AND DIMENSIONS

Units: mm

 1.1 ± 0.1 1.3MAX

A part of the pin may appear from the side of the package because of its structure, but reliability of the package and strength will not be changed below the standard.

USP-6EL Reference Pattern Layout USP-6EL Reference Metal Mask Design

MARKING

① represents product series

② represents output voltage

USP-6EL

③ represents product function

 \circledA represents production lot number 01~09, 0A~0Z, 11~9Z, A1~A9, AA~AZ, B1~ZZ in order. (G, I, J, O, Q, W excluded)

Customer Support

To share comments, get your technical questions answered, or report issues you may be experiencing with our products, please visit Zilog's Technical Support page at http://support.zilog.com. To learn more about this product, find additional documentation, or to discover other fac-ets about Zilog product offerings, please visit the Zilog Knowledge Base at http:// zilog.com/kb or consider participating in the Zilog Forum at http://zilog.com/forum. This publication is subject to replacement by a later edition. To determine whether a later edition exists, please visit the Zilog website at [http://www.zilog.com.](http://www.zilog.com/)

Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

LIFE SUPPORT POLICY ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer ©2015 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.