DM8127 Camera Start Kit

User's Guide

Literature Number: SPRUIC5
January 2017

Contents

Preface **7**

1 Connecting to DM8127 CSK **8**
- 1.1 Connecting TMDSCSK8127 Module to CSK Carrier Card 9
- 1.2 DM8127 CSK 11
- 1.3 Connecting DM8127 CSK to Camera Module 12

2 TMDSCSK8127 Module **15**
- 2.1 Key Features 16
- 2.2 Block Diagram 18
- 2.3 Power Supply 19

3 TMDSCSK8127 Module Interface Details **21**
- 3.1 Clock Distribution 22
- 3.2 Reset Circuit and Distribution 23
- 3.3 DDR3 Interface 25
- 3.4 DDR Timing Control and Software Leveling 27
- 3.5 NAND Flash Interface 28
- 3.6 Wi-Fi and BT Interface 30
- 3.7 Board-to-Board Interface 31
- 3.8 Boot Mode Configuration 32
- 3.9 I^2C Interface 33
- 3.10 I^2C Address Mapping 33
- 3.11 GPIO Mapping 34

4 TMDSCSK8127 Module Physical Specifications **35**
- 4.1 Board Layout 36
- 4.2 Connector Index 37
  - 4.2.1 UFL Connector (J1 and J2) 39
  - 4.2.2 Board-to-Board Male Connector (J3) 40
  - 4.2.3 Board-to-Board Male Connector (J4) 42
  - 4.2.4 Board-to-Board Termination (J5) 44
- 4.3 Switches, Test Points, and LEDs 45

5 TMDSCSK8127 Power Requirements **47**
- 5.1 Power Distribution 48
- 5.2 Power Supply Calculation 49
- 5.3 Power-up Sequence 50

6 Overview of TMDSCSKCC **51**
- 6.1 Key Features 52
- 6.2 Block Diagram 53
- 6.3 Power Supply 56
- 6.4 Overvoltage Protection Circuit 57

7 CSK Carrier Card Interface **58**
- 7.1 XDS100 On-Board Emulator Interface 59
- 7.2 Clock Distribution 60
- 7.3 Reset Circuit and Distribution 61
- 7.4 Camera Interface 62
- 7.5 Ethernet Interface 63

Copyright © 2017, Texas Instruments Incorporated

7.6 HDMI and TVOUT Interfaces 64
7.7 LED and Switch Interface 64
7.8 Micro SD Card Interface 65
7.9 Audio Codec Interface 65
7.10 USB Interface 66
7.11 UART Interface 66
7.12 I²C Interface 67
7.13 Connection Between Expansion Connector and CSK Carrier Card 67
8 CSK Carrier Board Physical Specifications 68
8.1 Board Layout 69
8.2 Connector Index 71
8.2.1 DC Power Jack (J1) 74
8.2.2 Board-to-Board Connector (J3) 74
8.2.3 Board-to-Board Connector (J4) 76
8.2.4 Expansion Connector (J15) 77
8.2.5 HDMI Out Type-A Connector (J6) 78
8.2.6 Camera FPC Connector (J7) 78
8.2.7 RJ45 Connector (J8) 79
8.2.8 Stereo-Audio Jack (J9 and J10) 79
8.2.9 Micro USB Connector (J11 and J12) 80
8.2.10 Composite Video OUT RCA Connector (J13) 80
8.2.11 Micro SD Card Connector (J14) 80
8.3 Push Buttons 81
8.4 Test Points 81
8.5 System LEDs 82
9 CSK Carrier Card Power Requirements 84
9.1 Power Distribution 85
9.2 Power Supply Calculation 86
9.3 Power-up Sequence 87

Copyright © 2017, Texas Instruments Incorporated

List of Figures

1-1. Aligned DM8127 and CSK Carrier Card 9
1-2. DM8127 Module Above CSK Carrier Card 10
1-3. Connected Devices 10
1-4. DM8127 CSK 11
1-5. Actuator Diagram 12
1-6. Camera Cable and Mounting Surface 12
1-7. FPC Diagram 13
1-8. Camera Cable Connected to FPC 13
1-9. Closing Actuator 13
1-10. Zoomed-in DM8127 With Camera Module 14
1-11. DM8127 With Camera Module 14
2-1. TMDSCSK8127 Block Diagram 18
3-1. Clock Distribution 22
3-2. Reset Circuit and Distribution 23
3-3. TPS6591133 PMIC Power-up Sequence 24
3-4. DDR3 Bank0 Interface 25
3-5. DDR3 Bank1 Interface 26
3-6. NAND Flash Interface 29
3-7. Wi-Fi and BT Interface 30
3-8. Board-to-Board Interface 31
3-9. Boot Mode Configurations 32
3-10. I^2C Interface 33
3-11. GPIO Mapping of LEDs and Switches 34
4-1. TMDSCSK8127 Assembly Layout (Top View) 36
4-2. TMDSCSK8127 Assembly Layout (Bottom View) 37
4-3. TMDSCSK8127 Connectors (Top) 38
4-4. TMDSCSK8127 Connectors (Bottom) 39
4-5. LED, Test Points, and Switches 46
5-1. Power Distribution 48
5-2. Power Sequencing 50
6-1. CSK Carrier Card Block Diagram 53
6-2. CSK Carrier Card (Top) 54
6-3. CSK Carrier Card (Bottom) 55
6-4. Overvoltage Protection Circuit 57
7-1. XDS100 On-Board Emulator Interface 59
7-2. Clock Distribution 60
7-3. Reset Circuit and Distribution 61
7-4. Parallel Camera Interface 62
7-5. Ethernet Interface 63
7-6. HDMI and TBOUT Interface 64
7-7. Switch and LED Connections 64
7-8. Micro SD Card Interface 65
7-9. Audio Codec Interface 65
7-10. USB Interface 66
7-11. UART Interface 66
7-12. I^2C Interface 67
7-13. Expansion Connector Interface 67

Copyright © 2017, Texas Instruments Incorporated

8-1. CSK Carrier Card Assembly Layout (Top) 69
8-2. CSK Carrier Card Assembly Layout (Bottom) 70
8-3. CSK Carrier Card Connectors (Top) 72
8-4. CSK Carrier Card Connectors (Bottom) 73
8-5. LEDs, Test Points, and Push Buttons on CSK Carrier Card 83
9-1. CSK Carrier Power Distribution 85
9-2. Power-up Sequence 87

Copyright © 2017, Texas Instruments Incorporated

List of Tables

2-1. TMDSCSK8127 Power ICs 19
3-1. DDR0 Calculated Seed Values 27
3-2. DDR1 Calculated Seed Values 27
3-3. Optimum Values for DDR0 28
3-4. Optimum Values for DDR1 28
3-5. Boot Mode Selection 32
3-6. SW1 Switch Selection 32
3-7. I^2C Address Mapping 33
3-8. GPIO Mapping 34
4-1. TMDSCSK8127 Module Connectors 37
4-2. UFL Connector J1 and J2 39
4-3. Board-to-Board Male Connector (J3) 40
4-4. Board-to-Board Male Connector (J4) 42
4-5. Board-to-Board Termination (J5) 44
4-6. TMDSCSK8127 Module Switch Information 45
4-7. TMDSCSK8127 Test Points 45
5-1. Power Supply Calculations 49
6-1. CSK Carrier Card Regulators 56
8-1. CSK Carrier Card Connectors 71
8-2. DC Power Jack (J1) 74
8-3. Board-to-Board Connector (J3) 74
8-4. Board-to-Board Connector (J4) 76
8-5. Expansion Connector (J15) 77
8-6. HDMI Out Type-A Connector (J6) 78
8-7. Camera FPC Connector (J7) 78
8-8. RJ45 Connector (J8) 79
8-9. HP OUT 79
8-10. MIC IN 79
8-11. Micro USB Connector 80
8-12. Composite Video OUT RCA Connector 80
8-13. Micro SD Card Connector (J14) 80
8-14. CSK Carrier Card Switches 81
8-15. Test Points of CSK Carrier Card 81
8-16. LED Information 82
9-1. Power Supply Calculation 86

Copyright © 2017, Texas Instruments Incorporated

About This Manual

This document is for the DM8127 camera starter kit (CSK).

Information About Cautions

This Document may contain cautions.

This is an Example of a Caution Statement

A caution statement describes a situation that could potentially damage your software, hardware, or other equipment. The information in a caution is provided for your protection. Please read each caution carefully.

Related Documentation

Information regarding the TMS320DM8127 processor can be found at http://www.ti.com.

Board History

PCB Revision	History
REV A	Prototype
PRDN_REVA	Production

Acronyms

The following is a list of acronyms used in this document.

CCS	Code Composer Studio™
CSK	Camera starter kit
DSP	Digital signal processor
I^2C	Inter-integrated circuit
JTAG	Joint test action group
LED	Light emitting diode
MMC	Multimedia card
UART	Universal asynchronous receiver transmitter
USB	Universal serial bus
XDS100	Texas Instruments emulator

Trademarks

Code Composer Studio, DaVinci, WiLink, PowerTune are trademarks of Texas Instruments.
ARM, Cortex are registered trademarks of ARM Limited.
Bluetooth is a registered trademark of Bluetooth SIG, Inc..
Skype is a trademark of Skype.
Wi-Fi is a registered trademark of Wi-Fi Alliance.

Copyright © 2017, Texas Instruments Incorporated

Connecting to DM8127 CSK

Topic Page

1.1 Connecting TMDSCSK8127 Module to CSK Carrier Card 9
1.2 DM8127 CSK..... 11
1.3 Connecting DM8127 CSK to Camera Module 12

Copyright © 2017, Texas Instruments Incorporated

The DM8127 CSK is based on DaVinci™ technology. These digital-media processors are highly integrated, cost-effective, low-power, and have programmable platforms that leverage TI's DaVinci processor technology to meet the processing requirements of HD video conferencing, Skype™ endpoints, IP netcam, digital signage, media players and adapters, mobile medical imaging, network projectors, home audio and video equipment, and similar devices in SD, HD, and 4K × 2K resolutions.

The DM8127 camera starter kit is a development platform with the DM8127 processor module connected to a CSK carrier card over board-to-board connectors. Features of the DM8127 module and CSK carrier card are detailed in the subsections that follow.

DM8127 camera starter kit contents:

- TMDSCSK8127 module
- CSK carrier card
- Camera module (LI-CAM-AR0331-324-1.8) with FPC cable

1.1 Connecting TMDSCSK8127 Module to CSK Carrier Card

Use the following instructions to connect the TMDSCSK8127 module to the CSK carrier card.

1. Align the CSK carrier card and the DM8127 module (see Figure 1-1).

Figure 1-1. Aligned DM8127 and CSK Carrier Card



Copyright © 2017, Texas Instruments Incorporated

2. Place the DM8127 module over the board-to-board connectors of the CSK carrier card, then gently press the devices together (see Figure 1-2 and Figure 1-3).

Figure 1-2. DM8127 Module Above CSK Carrier Card

Figure 1-3. Connected Devices



Copyright © 2017, Texas Instruments Incorporated

1.2 DM8127 CSK

Figure 1-4 shows the DM8127 CSK.

Figure 1-4. DM8127 CSK



Copyright © 2017, Texas Instruments Incorporated

1.3 Connecting DM8127 CSK to Camera Module

Use the following instructions to connect the DM8127 CSK to the camera module.

1. Lift up the actuator of the camera connector (J7) using a thumb or index finger (see Figure 1-5).

Figure 1-5. Actuator Diagram



2. Insert the camera cable parallel to mounting surface, with the exposed conductive traces facing up (see Figure 1-6, Figure 1-7, and Figure 1-8).

Figure 1-6. Camera Cable and Mounting Surface



Copyright © 2017, Texas Instruments Incorporated

Figure 1-7. FPC Diagram



Figure 1-8. Camera Cable Connected to FPC



3. Rotate the actuator until it is closed (see Figure 1-9).

Figure 1-9. Closing Actuator



Copyright © 2017, Texas Instruments Incorporated

Figure 1-10 and Figure 1-11 show the DM8127 CSK with the camera module connected.

Figure 1-10. Zoomed-in DM8127 With Camera Module



Figure 1-11. DM8127 With Camera Module

Copyright © 2017, Texas Instruments Incorporated

TMDSCSK8127 Module

Topic Page

2.1 Key Features 16
2.2 Block Diagram 18
2.3 Power Supply 19

Copyright © 2017, Texas Instruments Incorporated

2.1 Key Features

The TMDSCSK8127 module is a system-on-module with the TMS320DM8127 processor. The following list provides the key features of the TMDSCSK8127 module.

- High-performance DaVinci video processor
- 2GB of DDR3 memory
- 2Gb of NAND flash
- WiLink™, 8-module WL1837MOD with Wi-Fi® and *Bluetooth®* coexistence Wi-Fi dual band, 2.4 GHz, and 5 GHz with two single-ended PCB antennas and optional UFL connectors (not mounted) for antenna characterization
- Board-to-board connectors for processor interfaces:
  - USB
  - UART
  - MMC
  - McASP
  - TVOUT
  - CAMERA
  - CSI
  - HDMI
  - GMII
  - JTAG
  - GPIO
- TPS659113 and TPS62353 power-management solutions to power TMS320DM8127 processor
- DDR power solution (TPS51216)
- Optional board-to-board expansion connector
- TMDSCSK8127 module PCB:
  - Dimensions: 72.55 mm × 76 mm
  - Number of layers: 12
  - Height: 2.4 mm

The CSK carrier card is built to use all of the previously listed features of the processor. Additional information can be found in Chapter 6. The customer carrier cards can be built to use all or some of the listed interfaces.

The following list provides the key features of the TMS320DM8127 processor.

- High-performance DaVinci video processor
  - Up to 1-GHz ARM® Cortex®-A8 RISC core
  - Up to 750-MHz C674x VLIW DSP
  - Up to 6000 MIPS and 4500 MFLOPS
  - Fully software-compatible with C67xx and C64xx devices
- ARM Cortex-A8 core
- ARM Cortex-A8 memory architecture
- TMS320C674x floating-point VLIW DSP
- 128KB of on-chip memory controller (OCMC) RAM
- Imaging subsystem (ISS)
- Face detect engine (FD)
- Programmable high-definition video image coprocessing (HDVICP v2) engine
- HD video processing subsystem (HDVPSS)
- Dual 32-bit DDR2/DDR3 SDRAM interfaces

Copyright © 2017, Texas Instruments Incorporated

- General-purpose memory controller (GPMC)
- Enhanced direct memory access (EDMA) controller
- Dual-port ethernet (10/100/1000 Mbps) with optional switch
- Dual USB 2.0 ports with integrated PHYs
- One PCI express 2.0 port with integrated PHY
- Eight 32-bit general-purpose timers (Timer1 through Timer8)
- One system watchdog timer (WDT0)
- Six configurable UART, IrDA, and CIR modules
- Four serial peripheral interfaces (SPIs)
- Three MMC, SD, and SDIO serial interfaces
- Four inter-integrated circuit (I^2C Bus) ports
- Six multichannel audio serial ports (McASPs)
- Multichannel buffered serial port (McBSP)
- Real-time clock (RTC)
- Up to 128 general-purpose I/O (GPIO) Pins
- One spin lock module with up to 128 hardware semaphores
- One mailbox module with 12 mailboxes
- On-chip ARM ROM boot loader (RBL)
- 32KB of embedded trace buffer (ETB) and 5-pin trace interface for debug
- IEEE 1149.1 (JTAG) compatible
- 684-pin Pb-free BGA package (CYE), 0.8-mm ball pitch with via channel technology to reduce PCB cost

Copyright © 2017, Texas Instruments Incorporated

2.2 Block Diagram

Figure 2-1 shows the TMDSCSK8127 block diagram.

Figure 2-1. TMDSCSK8127 Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

and show the top view and bottom view of the TMDSCSK8127 module, respectively.

Figure 2-2. TMDSCSK8127 Top View

Figure 2-3. TMDSCSK8127 Bottom View



2.3 Power Supply

The TMDSCSK8127 module derives all of the required voltages from the CSK carrier through over board-to-board connectors and power ICs in TMDSCSK8127 module. The TMDSCSK8127 module derives +5 V (VCC5V0) and +3.3 V (PMIC_3V3, VCC3V3) from the CSK carrier card and other voltages for the processor, DDR, and I/O from onboard regulators.

The CSK carrier card is powered by a +5-V, 3-A, DC power adapter plugged in to the DC power jack (J1). On the CSK carrier card, +5-V is converted into the required supply voltages by using regulators. For details, see Figure 5-1 and Figure 9-1.

Table 2-1 lists the power ICs in the TMDSCSK8127 module.

Table 2-1. TMDSCSK8127 Power ICs

Power IC		Purpose		Voltage
TPS6591133	(U2)	For DM8127 processor power domains	CVDD_ARM	1.2 V
			CVDD_DSP	1.2 V
			CORE_CVDD	1.2 V
			VCC1V8	1.8 V
			VCC_USB_1V8	1.8 V
			VCC_USB_3V3	3.3 V
			VDDA_DAC_1V8	1.8 V
			VDDA_HDMI_CSI_1V8	1.8 V
			PLL_1V8	1.8 V
TPS51216RUKR	(U17)	For DDR3 power input		1.5 V and 0.75 V
TPS62353YZGT	(U1)	For DM8127 core input power	CVDD_HDVICP	–

Copyright © 2017, Texas Instruments Incorporated

The power management ICs TPS6591133 (U2) and TPS62353YZGT (U1) generate and sequence the following powers to the DM8127 processor:

- Core voltage
  - CVDD
  - CVDD_DSP
  - CVDD_HDVICP
  - CVDD_ARM
- Internal LDO voltages
  - VDDA_DAC_1V8
  - VDDA_HDMI_CSI_1V8
  - VCC_GPIO
  - PLL_1V8
  - VCC_SPARE1
  - VCC_SPARE2
  - VCC_USB_3V3
  - VCC_USB_1V8
- I/O voltages
  - VCC1V8
- VRTC voltages
  - VRTC

Copyright © 2017, Texas Instruments Incorporated

TMDSCSK8127 Module Interface Details

Topic Page

3.1 Clock Distribution 22
3.2 Reset Circuit and Distribution 23
3.3 DDR3 Interface 25
3.4 DDR Timing Control and Software Leveling 27
3.5 NAND Flash Interface 28
3.6 Wi-Fi and BT Interface 30
3.7 Board-to-Board Interface 31
3.8 Boot Mode Configuration 32
3.9 I^2C Interface 33
3.10 I^2C Address Mapping 33
3.11 GPIO Mapping 34

Copyright © 2017, Texas Instruments Incorporated

3.1 Clock Distribution

The TMDSCSK8127 module contains the following reference clocks:

- Y1 – 32.768-kHz reference clock for the real-time clock (RTC) domain of the power management IC (TPS6591133)
- Y2 – 20-MHz crystal for the device oscillator input of the DM8127 processor
- Y3 – 27-MHz crystal for the auxiliary oscillator input of the DM8127 processor (for video or audio PLLs)
- U5 – 32.768-KHz oscillator for the RTC

The slow clock to the WLAN WiLink WL1837 module is provided by CLKOUT1 from the processor or by CLK32OUT from the PMIC. The default clock is from PMIC.

NOTE: Because the CSK carrier card does not support PCIe and SATA interfaces, there is no external 100-MHz differential clock source on the TMDSCSK8127 module. Refer to *TMS320DM8127 and TMS320DM814x DaVinci™ Digital Media Processor Technical Reference Manual* for more details.

Figure 3-1 shows the board-clock distribution circuit.

Figure 3-1. Clock Distribution



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

3.2 Reset Circuit and Distribution

Power-on reset (PORn) – Power good from PMIC TPS6591133 (nRESPWRO2), power good from DDR power IC TPS51216 (DDR_PGOOD), CVDD_HDVICP power-supervisor output (TPS3126E12DBVR), and reset from the CSK carrier card are monitored to generate the power-on reset (PORn) to the DM8127 processor. A 3-input AND gate and a 2-input AND gate are used to implement the reset logic.

Warm reset (REST#) – Warm reset for the processor is the input from the CSK carrier card through the board-to-board connector.

DM8127 GPIOs are provided to reset the parallel camera module and the ethernet PHY in the CSK carrier card. Refer to Table 3-8 for GPIO mapping.

The processor reset out signal indicates the status of the processor and is the reset input to all devices in the CSK carrier card.

Figure 3-2 shows the board-reset circuit and distribution.

Figure 3-2. Reset Circuit and Distribution



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

Figure 3-3 shows the PMIC power-up sequence.

Figure 3-3. TPS6591133 PMIC Power-up Sequence



Copyright © 2017, Texas Instruments Incorporated

3.3 DDR3 Interface

The DM8127 processor supports a dual 32-bit DDR3 device. In the TMDSCSK8127 module, two 4-Gb (256M x16) DDR3L chips (MT41K256M16TW-107 [backward compatible to DDR3]) from Micron are interfaced to each bank (DDR0 and DDR1) to obtain total memory size of 2GB. The DDR3L chips are routed using Fly-by topology, shown in Figure 3-4 and Figure 3-5.

Figure 3-4. DDR3 Bank0 Interface



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

Figure 3-5. DDR3 Bank1 Interface



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

3.4 DDR Timing Control and Software Leveling

The memory controller supports only software leveling. Software leveling is a procedure by which the time delays between DDR3 signals can be compensated by appropriate values programmed in the corresponding slave-ratio registers of the DDR PHY. When software leveling is used, there is no need to enable the leveling feature of the external DDR3 SDRAM, which is controlled by one of its MR registers. However, during write leveling, the ODT function must be on. Proper ODT values must be turned on at the external memory side by setting Rtt_Nom (A9, A6, and A2) bits in the external DDR3 MR1 register.

Table 3-1 shows the calculated seed values for DDR0. For more information about DDR3 leveling, refer to *TI814x-DDR3-Init-U-Boot*.

Table 3-1. DDR0 Calculated Seed Values

Parameters				
DDR3 clock frequency	533 MHz			
Invert Clkout	1			
Trace Length (inches)				
	Byte 0	Byte 1	Byte 2	Byte 3
CK trace	1.5051518	1.5051518	0.9761857	0.9761857
DQS trace	2.1871751	1.2252017	1.3923765	1.3853383
Seed Values (per byte lane)				
WR DQS	6F	86	75	75
RD DQS	34	34	34	34
RD DQS GATE	144	115	110	110
Seed Values to Input to Program				
WR DQS	77			
RD DQS	34			
RD DQS GATE	11E			

Table 3-2 shows the calculated seed values for DDR1.

Table 3-2. DDR1 Calculated Seed Values

Parameters				
DDR3 clock frequency	533 MHz			
Invert Clkout	1			
Trace Length (inches)				
	Byte 0	Byte 1	Byte 2	Byte 3
CK trace	1.4886608	1.4886608	0.8984128	0.8984128
DQS trace	1.5951	1.3399694	1.879955	1.1502761
Seed Values (per byte lane)				
WR DQS	7D	83	68	79
RD DQS	34	34	34	34
RD DQS GATE	126	11A	125	102
Seed Values to Input to Program				
WR DQS	78			
RD DQS	34			
RD DQS GATE	119			

Copyright © 2017, Texas Instruments Incorporated

Table 3-3 shows the optimum values obtained for DDR0.

Table 3-3. Optimum Values for DDR0

	BYTE3	BYTE2	BYTE1	BYTE0	
Read DQS MAX	6e	6c	74	6d	
Read DQS MIN	e	9	10	7	
Read DQS OPT	3e	3a	42	3a	
Read DQS GATE MAX	1f1	1d6	1d2	1cd	
Read DQS GATE MIN		9a	81	70	7b
Read DQS GATE OPT		145	12b	121	124
Write DQS MAX	104	114	10b	104	
Write DQS MIN	15	26	1d	15	
Write DQS OPT	8c	9d	94	8c	
Write DATA MAX	f7	f2	f7	f2	
Write DATA MIN	9a	96	9b	9b	
Write DATA OPT	c8	c4	c9	c6	

Table 3-4 shows the optimum values obtained for DDR1.

Table 3-4. Optimum Values for DDR1

	BYTE3	BYTE2	BYTE1	BYTE0	
Read DQS MAX	72	6c	72	70	
Read DQS MIN	d	a	10	e	
Read DQS OPT	3f	3b	41	3f	
Read DQS GATE MAX	1e8	1df	1d7	1cb	
Read DQS GATE MIN		9a	93	7d	6e
Read DQS GATE OPT		141	139	12a	11c
Write DQS MAX	10e	114	f9	10a	
Write DQS MIN	27	2b	e	1d	
Write DQS OPT	9a	9f	83	93	
Write DATA MAX	f9	f0	f9	f7	
Write DATA MIN	97	98	9e	9e	
Write DATA OPT	c8	c4	cb	ca	

3.5 NAND Flash Interface

The TMDSCSK8127 processor supports a 2-Gb NANDFLASH MT29F2G16ABA from Micron, with a 16-bit data width over the general purpose memory controller (GPMC) interface of the processor. The NAND flash is interfaced to GPMC chip select #0.

NAND flash and NOR flash architectures are the two flash technologies in use. The GPMC supports various types of external memory or device (most devices that support NAND or NOR protocols).

- 8- and 16-bit width, asynchronous or synchronous memory or device (8-bit: non-burst devices only)
- 16-bit address and data multiplexed NOR flash devices (PSRAM)
- 8- and 16-bit NAND flash devices

Copyright © 2017, Texas Instruments Incorporated

Figure 3-6 shows the connection details of the NAND flash in the TMDSCSK8127 module. The operating voltage of the GPMC interface and NAND flash is 3.3 V.

Figure 3-6. NAND Flash Interface



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

3.6 Wi-Fi and BT Interface

The WL1837MOD is a WiLink 8 module from TI that offers high throughput and extended range, along with Wi-Fi and Bluetooth coexistence in a power-optimized design. Additionally, the WL1837MOD device is a WLAN baseband processor and RF transceiver that supports IEEE standards 802.11a, 802.11b, 802.11g, and 802.11n. The device can be configured for 20-MHz or 40-MHz SISO, and 20-MHz 2 × 2 MIMO at 2.4 GHz for high throughput (80 Mbps [TCP] and 100 Mbps [UDP]). The device supports a 4-bit SDIO host interface.

Voltage level translators (U13 of TXS0108ERGYR for SDIO; U3, U14, and U15 of SN74AVC4T245 for McASP, UART, EN, CLK, and IRQ) are used to convert SDIO, McASP, UART, and GPIO signals at 3.3-V I/O of the DM8127 to 1.8-V I/O voltage of the Wi-Fi Module.

The WL1837MOD device interfaces to the host through UART for Bluetooth and BLE, and through SDIO for WLAN. The TMDSCSK8127 module supports Wi-Fi and Bluetooth single-antenna coexistence, built-in chip antennae, and optional U.FL RF connectors for external antennae.

Figure 3-7 shows the Wi-Fi and BT interface.

Figure 3-7. Wi-Fi and BT Interface



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

3.7 Board-to-Board Interface

The TMDSCSK8127 module supports parallel camera interface, TVOUT, EMAC, McASP, MMC, USB, UART, SPI, JTAG, I²C, HDMI, CSI, and GPIO's over board-to-board connectors. The TMDSCSK8127 module is plugged-in to the CSK carrier card through board-to-board connectors. See Chapter 6 for more information about the board-to-board interfaces.

Figure 3-8 shows the board-to-board interface.

Figure 3-8. Board-to-Board Interface



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

3.8 Boot Mode Configuration

The TMDSCSK8127 module supports MMC and NAND flash boot mode selection by using switch SW1. By Default, switch SW1 is configured for NAND flash boot mode. However, other boot modes must be selected by the resistor mount and demount option.

Figure 3-9 shows the boot mode configurations.

Figure 3-9. Boot Mode Configurations



Table 3-5 provides the boot mode selection and information.

Table 3-5. Boot Mode Selection

Boot Mode Pin	Default Setting	Description
BTMODE15	0	GPMC CS0 wait disabled
BTMODE14	0	GPMC CS0 address and data not muxed
BTMODE13	0	
BTMODE12	1	GPMC CS0 16-bit data bus
BTMODE11	0	RSTOUT is asserted when a watchdog timer reset, POR, RESET, emulation, software-global cold reset, or software-global warm reset occurs
BTMODE10	0	GPMC option A
BTMODE9	0	MII (GMII) ethernet PHY mode
BTMODE8	0	
BTMODE7	0	RSV
BTMODE6	0	RSV
BTMODE5	0	RSV
BTMODE[4:0]	10011	NAND boot
	10111	MMC boot

Table 3-6 provides the SW1 switch-selection information.

Table 3-6. SW1 Switch Selection

SW1	Selection
ON	MMC boot
OFF	NAND

Copyright © 2017, Texas Instruments Incorporated

3.9 I²C Interface

The TMDSCSK8127 module supports an I²C interface that is connected to PMIC and the board-to-board connector. Refer to Section 3.10 for I²C addresses of individual devices. Figure 3-10 shows the I²C connection on the TMDSCSK8127 module.

Figure 3-10. I²C Interface



Copyright © 2016, Texas Instruments Incorporated

NOTE: The TMDSCSK8127 device supports one I²C port (HDMI_SCL or HDMI_SDA), which can be controlled from the HDMI controller or the I²C controller within the processor. This port is connected to the HDMI interface and the audio codec interface. Users must switch between these controllers and pin-mux configurations for different use cases.

3.10 I²C Address Mapping

Table 3-7 provides the address mapping for I²C interfaces on the TMDSCSK8127 module.

Table 3-7. I²C Address Mapping

Master	I²C port	Slave Device	7-Bit Address
DM8127 Processor	I2C0	PMIC	0x2D (general purpose)
			0x12 (voltage scaling)
	HDMI SCL HDMI SDA	Display device	Depends on connected HDMI monitor
		Board-to-board connector → audio codec (TLV320AIC3104)	0x18
	I2C2	Board-to-board connector → level translator → camera module	0x10 (camera sensor)
			0x2D (LVDS module)

Copyright © 2017, Texas Instruments Incorporated

3.11 GPIO Mapping

Table 3-8 provides the GPIO mapping for the TMDSCSK8127 module.

Table 3-8. GPIO Mapping

GPIO Name	DM8127 GPIO	Purpose	Internal or External PU or PD
DM8127_GPMC_WPn	GP2[22]	Write protect to Nand flash	EXTERNAL PU
DM8127_WLAN_IRQ	GP3[21]	Interrupt from WL1837 mod	EXTERNAL PU
DM8127_WLAN_EN	GP0[27]	WLAN enable signal to Wi-Fi module (WL1837)	INTERNAL PD
DM8127_BT_EN	GP0[30]	Bluetooth enable signal to Wi-Fi module (WL1837)	INTERNAL PD
DM8127_PMIC_SLEEP	GP3[14]	PMIC sleep input	INTERNAL PD
BB_ENET_RSTn	GP3[20]	Ethernet reset	INTERNAL PU
BB_GPIO2_6	GP2[6]	SWITCH1	INTERNAL PD
BB_GPIO1_13	GP1[13]	SWITCH2	INTERNAL PD
BB_GPIO1_1	GP1[1]	SWITCH3	INTERNAL PU
BB_GPIO1_15	GP1[15]	SWITCH4	INTERNAL PU
BB_GPIO1_30	GP1[30]	LED1	INTERNAL PD
BB_GPIO1_16	GP1[16]	LED2	INTERNAL PD
BB_GPIO0_8	GP0[8]	LED3	INTERNAL PD
BB_GPIO3_30	GP3[30]	LED4	INTERNAL PU
BB_GPIO1_0	GP1[0]	LED5	INTERNAL PU

Figure 3-11 shows the GPIO mapping of LEDs and switches.

Figure 3-11. GPIO Mapping of LEDs and Switches



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

TMDSCSK8127 Module Physical Specifications

Topic **Page**

4.1 Board Layout **36**
4.2 Connector Index **37**
4.2.1 UFL Connector (J1 and J2) 39
4.2.2 Board-to-Board Male Connector (J3) 40
4.2.3 Board-to-Board Male Connector (J4) 42
4.2.4 Board-to-Board Termination (J5) 44
4.3 Switches, Test Points, and LEDs **45**

Copyright © 2017, Texas Instruments Incorporated

4.1 Board Layout

Figure 4-1 and Figure 4-2 show the top and bottom view of the TMDSCSK8127 assembly layout.

Figure 4-1. TMDSCSK8127 Assembly Layout (Top View)



Copyright © 2017, Texas Instruments Incorporated

Figure 4-2. TMDSCSK8127 Assembly Layout (Bottom View)



4.2 Connector Index

Table 4-1 provides the connectors that are on the TMDSCSK8127 module.

Table 4-1. TMDSCSK8127 Module Connectors

Connector	Part Number	Pins	Function
J1	U.FL-R-SMT-1(01)	3	RF UFL connector for high frequency signals (Not Installed)
J2			
J3	FX11LA-80P/8-SV(71)	80	Board to Board connector Male
J4	FX11LA-80S/8-SV(71)	80	Board to Board connector Female
J5	FX11LA-60P/6-SV(71)	60	Board to Board Termination (Not Installed)

Copyright © 2017, Texas Instruments Incorporated

Figure 4-3 and Figure 4-4 show the locations of the connectors on the TMDSCSK8127 module.

Figure 4-3. TMDSCSK8127 Connectors (Top)



Copyright © 2017, Texas Instruments Incorporated

Figure 4-4. TMDSCSK8127 Connectors (Bottom)



4.2.1 UFL Connector (J1 and J2)

Table 4-2 provides the UFL connector information.

Table 4-2. UFL Connector J1 and J2

Number	Pin Description	Remarks
1	RF_ANT1	Signal
2	GND	Ground
3	GND	Ground

Copyright © 2017, Texas Instruments Incorporated

4.2.2 Board-to-Board Male Connector (J3)

Table 4-3 provides the board-to-board male connector information for J3.

Table 4-3. Board-to-Board Male Connector (J3)

Number	Pin Description	Pin Description in CC (J3)
1	BB_CAM_D0	BB_CAM_DAT0
2	BB_HDMI_CLKN	BB_HDMI_CLKN
3	BB_CAM_D1	BB_CAM_DAT1
4	BB_HDMI_CLKP	BB_HDMI_CLKP
5	BB_CAM_D2	BB_CAM_DAT2
6	DGND	DGND
7	BB_CAM_D3	BB_CAM_DAT3
8	BB_HDMI_DN0	BB_HDMI_D0N
9	BB_CAM_D4	BB_CAM_DAT4
10	BB_HDMI_DP0	BB_HDMI_D0P
11	DGND	DGND
12	DGND	DGND
13	BB_CAM_D5	BB_CAM_DAT5
14	BB_HDMI_DN1	BB_HDMI_D1N
15	BB_CAM_D6	BB_CAM_DAT6
16	BB_HDMI_DP1	BB_HDMI_D1P
17	BB_CAM_D7	BB_CAM_DAT7
18	DGND	DGND
19	BB_CAM_D8	BB_CAM_DAT8
20	BB_HDMI_DN2	BB_HDMI_D2N
21	BB_CAM_D9	BB_CAM_DAT9
22	BB_HDMI_DP2	BB_HDMI_D2P
23	BB_CAM_D10	BB_CAM_DAT10
24	DGND	DGND
25	BB_CAM_D11	BB_CAM_DAT11
26	BB_UART4_TXD	BB_EXP_UART_TXD
27	BB_CAM_D12	BB_CAM_DAT12
28	BB_UART4_RXD	BB_EXP_UART_RXD
29	BB_CAM_D13	BB_CAM_DAT13
30	BB_EMU0	BB_EMU0
31	BB_CAM_D14	BB_CAM_DAT14
32	BB_EMU1	BB_EMU1
33	DGND	DGND
34	DGND	DGND
35	BB_CAM_D15	BB_CAM_DAT15
36	BB_JTAG_TMS	BB_FT2232_TMS
37	BB_CAM_HS	BB_CAM_HS
38	BB_JTAG_TCLK	BB_FT2232_TCK
39	BB_CAM_VS	BB_CAM_VS
40	BB_JTAG_RTCLK	BB_FT2232_RTCK
41	BB_CAM_FLD	NC
42	BB_JTAG_TRSTn	BB_FT2232_TRSTN
43	BB_CAM_PCLK	BB_CAM_PCLK
44	BB_JTAG_TDI	BB_FT2232_TDI
45	BB_CAM_WE	NC

Copyright © 2017, Texas Instruments Incorporated

Table 4-3. Board-to-Board Male Connector (J3) (continued)

Number	Pin Description	Pin Description in CC (J3)
46	BB_JTAG_TDO	BB_FT2232_TDO
47	BB_CAM_RST	BB_CAM_RESET
48	DM8127_WARM_RSTn	BB_WARM_RESET
49	BB_CAM_STROBE	NC
50	DM8127_RSTOUTn	BB_RSTOUTn
51	BB_CAM_SHUTTER	NC
52	BB_GPIO1_0	BB_LED5
53	TV_OUT0	BB_TVOUT0
54	PB_PORn	BB_PORn
55	DGND	DGND
56	DGND	DGND
57	BB_USB1_VBUS	NC
58	BB_USB0_VBUS	BB_USB0_VBUSIN
59	BB_USB1_DP	NC
60	BB_USB0_ID	BB_USB0_ID
61	BB_USB1_DM	NC
62	BB_USB0_DM	BB_USB0_DM
63	BB_USB1_DRVVBUS	NC
64	BB_USB0_DP	BB_USB0_DP
65	BB_USB1_ID	NC
66	BB_USB0_DRVVBUS	BB_USB0_DRVVBUS
67	DGND	DGND
68	BB_SPI0_CLK	BB_EXP_SPI_SCLK
69	BB_UART0_TXD	BB_FT2232_UART_RX
70	BB_SPI0_CSn	BB_EXP_SPI_SCS
71	BB_UART0_RXD	BB_FT2232_UART_TX
72	BB_SPI0_D0	BB_EXP_SPI_D0
73	DM8127_DEVOSC_WAKE	BB_OSC_WAKEUP
74	BB_SPI0_D1	BB_EXP_SPI_D1
75	BB_SD1_SDCD	BB_SDCD
76	BB_SD1_D3	BB_SD0_DAT3
77	DGND	DGND
78	DGND	DGND
79	BB_McASP2_AHCLKX	BB_AIC_MCLK
80	BB_SD1_CLK	BB_SD0_CLK
81	McASP2_ACLKX	BB_AIC_BCLK
82	BB_SD1_CMD	BB_SD0_CMD
83	McASP2_AFSX	BB_AIC_WCLK
84	BB_SD1_D0	BB_SD0_DAT0
85	McASP2_AXR0	BB_AIC_DIN
86	BB_SD1_D1	BB_SD0_DAT1
87	McASP2_AXR1	BB_AIC_DOUT
88	BB_SD1_D2	BB_SD0_DAT2

Copyright © 2017, Texas Instruments Incorporated

4.2.3 Board-to-Board Male Connector (J4)

Table 4-4 provides the board-to-board connector information for J4.

Table 4-4. Board-to-Board Male Connector (J4)

Number	Pin Description in SOM	Pin Description in CC (J4)
1	BB_EMAC0_GMII_TXD7	BB_ETH_TX_D7
2	I2C2_SCL	BB_I2C_SCL
3	BB_EMAC0_GMII_TXD6	BB_ETH_TX_D6
4	I2C2_SDA	BB_I2C_SDA
5	BB_EMAC0_GMII_TXD5	BB_ETH_TX_D5
6	BB_HDMI_CEC	BB_HDMI_CEC
7	BB_EMAC0_GMII_TXD4	BB_ETH_TX_D4
8	BB_HDMI_HPDET	BB_HDMI_HPDET
9	BB_EMAC0_GMII_TXD3	BB_ETH_TX_D3
10	DM8127_PMIC_PWRON	BB_PMIC_POR
11	DGND	DGND
12	DGND	DGND
13	BB_EMAC0_GMII_TXD2	BB_ETH_TX_D2
14	BB_EMAC0_GMII_MCRS	BB_ETH_CS
15	BB_EMAC0_GMII_TXD1	BB_ETH_TX_D1
16	BB_VCC3V3	VCC_3V3
17	BB_EMAC0_GMII_TXD0	BB_ETH_TX_D0
18	BB_VCC3V3	VCC_3V3
19	BB_EMAC0_GMII_MTCLK	BB_ETH_TX_CLK
20	BB_VCC3V3	VCC_3V3
21	BB_GPIO1_25	BB_EXP_GP0[30]
22	VCC_CAM	VCC_CAM
23	DGND	DGND
24	VCC1V8	VCC_1V8
25	BB_EMAC0_GMII_GMTCLK	BB_ETH_GTX_CLK
26	NC	NC
27	BB_EMAC0_GMII_MTXEN	BB_ETH_TX_EN
28	DGND	DGND
29	BB_HDMI_SCL	BB_HDMI_CSI_SCL
30	BB_GPIO1_26	BB_EXP_GP1[26]
31	BB_HDMI_SDA	BB_HDMI_CSI_SDA
32	BB_GPIO1_24	BB_EXP_GP0[29]
33	DGND	DGND
34	DGND	DGND
35	BB_EMAC_MDCLK	BB_ETH_MDC
36	BB_GPIO2_5	BB_EXP_GP1[25]
37	BB_EMAC_MDIO	BB_ETH_MDIO
38	BB_CSI2_DX0	BB_EXP_CSI_DX0
39	BB_EMAC0_GMII_MRCLK	BB_ETH_RX_CLK
40	BB_CSI2_DY0	BB_EXP_CSI_DY0
41	BB_EMAC0_GMII_MRXDV	BB_ETH_RX_DV
42	DGND	DGND
43	BB_EMAC0_GMII_MRXER	BB_ETH_RX_ER
44	BB_CSI2_DX1	BB_EXP_CSI_DX1
45	DGND	DGND

Copyright © 2017, Texas Instruments Incorporated

Table 4-4. Board-to-Board Male Connector (J4) (continued)

Number	Pin Description in SOM	Pin Description in CC (J4)
46	BB_CSI2_DY1	BB_EXP_CSI_DY1
47	BB_EMAC0_GMII_RXD0	BB_ETH_RX_D0
48	DGND	DGND
49	BB_EMAC0_GMII_RXD1	BB_ETH_RX_D1
50	BB_CSI2_DX2	BB_EXP_CSI_DX2
51	BB_EMAC0_GMII_RXD2	BB_ETH_RX_D2
52	BB_CSI2_DY2	BB_EXP_CSI_DY2
53	BB_EMAC0_GMII_RXD3	BB_ETH_RX_D3
54	BB_EMAC0_GMII_MCOL	BB_ETH_COL
55	DGND	DGND
56	DGND	DGND
57	BB_EMAC0_GMII_RXD4	BB_ETH_RX_D4
58	BB_CSI2_DX3	BB_EXP_CSI_DX3
59	BB_EMAC0_GMII_RXD5	BB_ETH_RX_D5
60	BB_CSI2_DY3	BB_EXP_CSI_DY3
61	BB_EMAC0_GMII_RXD6	BB_ETH_RX_D6
62	DGND	DGND
63	BB_EMAC0_GMII_RXD7	BB_ETH_RX_D7
64	BB_CSI2_DX4	BB_EXP_CSI_DX4
65	DGND	DGND
66	BB_CSI2_DY4	BB_EXP_CSI_DY4
67	BB_GPIO1_30	BB_LED1
68	EN_VCC3V3	BB_uPIO_PWR_EN
69	BB_GPIO1_16	BB_LED2
70	BB_GPIO2_6	BB_SWITCH1
71	BB_GPIO0_8	BB_LED3
72	BB_GPIO1_13	BB_SWITCH2
73	BB_GPIO1_7	BB_LED4
74	BB_GPIO1_14	BB_EXP_GP0[31]
75	BB_GPIO1_1	BB_SWITCH3
76	BB_PMIC_3V3	PMIC_3V3
77	DGND	DGND
78	DGND	DGND
79	BB_GPIO1_15	BB_SWITCH4
80	BB_PMIC_3V3	PMIC_3V3
81	BB_ENET_RSTn	BB_ETH_RESET
82	BB_PMIC_3V3	PMIC_3V3
83	VCC5V0	DC_VCC5V0
84	BB_PMIC_3V3	PMIC_3V3
85	VCC5V0	DC_VCC5V0
86	BB_PMIC_3V3	PMIC_3V3
87	VCC5V0	DC_VCC5V0
88	BB_PMIC_3V3	PMIC_3V3

Copyright © 2017, Texas Instruments Incorporated

4.2.4 Board-to-Board Termination (J5)

Table 4-5 provides the board-to-board termination information for J5.

Table 4-5. Board-to-Board Termination (J5)

Pin Number	Pin Description	Pin Number	Pin Description
1	McASP4_AXR0	45	McASP1_AXR3
2	BB_SERDES_CLKP	46	McASP1_AFSX
3	McASP5_AFSX	47	McASP0_AXR4
4	BB_SERDES_CLKN	48	BB_VIN0_A_D2
5	BB_SPI1_CLK	49	McASP4_AXR1
6	DGND	50	McASP1_AXR0
7	McASP3_AFSX	51	McASP3_AXR1
8	BB_PCIe_TXP0	52	BB_VIN0_A_D8
9	TV_OUT1	53	McASP3_AXR2
10	BB_PCIe_TXN0	54	McASP3_AXR0
11	DGND	55	DGND
12	DGND	56	DGND
13	BB_VIN0_A_D12	57	BB_SD2_D7
14	BB_PCIe_RXP0	58	McASP2_AXR3
15	McASP4_AFSX	59	McASP1_AXR2
16	BB_PCIe_RXN0	60	BB_SPI1_D0
17	BB_USB0_CE	61	BB_UART2_TXD
18	VBACKUP	62	BB_SD2_D1
19	McASP3_AXR3	63	BB_SD2_D0
20	BB_VIN0_A_D9	64	BB_SPI1_D1
21	BB_VIN0_B_CLK	65	DGND
22	BB_VIN0_A_D10	66	DGND
23	BB_VIN0_A_VSYNC	67	McASP1_AXR1
24	BB_VIN0_A_D5	68	McASP0_AXR7
25	McASP5_AXR1	69	BB_SD2_D3
26	BB_VIN0_A_D4	70	McASP0_AFSR
27	BB_VIN0_A_D1	71	BB_EMAC0_RMREFCLK
28	BB_VIN0_A_D3	72	McASP0_AXR8
29	McASP0_AXR2	73	BB_SD2_D2
30	BB_VIN0_A_D6	74	BB_SD2_D6
31	McASP1_ACLKX	75	McASP3_ACLKX
32	BB_VIN0_A_HSYNC	76	McASP0_AXR6
33	DGND	77	DGND
34	DGND	78	DGND
35	McASP0_AXR5	79	McASP4_ACLKX
36	BB_VIN0_A_D7	80	McASP1_ACLKR
37	McASP0_AXR3	81	McASP5_ACLKX
38	BB_VIN0_A_CLK	82	BB_SD2_D5
39	BB_UART2_RXD	83	McASP0_ACLKR
40	BB_VIN0_A_D0	84	McASP1_AFSR
41	McASP0_AXR9	85	BB_SD2_D4
42	McASP2_AXR2	86	BB_USB1_CE
43	DGND	87	BB_SD2_CMD
44	BB_SPI1_CS0	88	DGND

Copyright © 2017, Texas Instruments Incorporated

4.3 Switches, Test Points, and LEDs

The TMDSCSK8127 module has one switch for selecting boot mode. Users can select NAND boot or SD boot by turning switch SW1 to ON or OFF. Table 4-6 provides the module switch information.

Table 4-6. TMDSCSK8127 Module Switch Information

Switch Number	Description		
SW1	SWITCH1	ON	MMC BOOT
		OFF	NAND

Table 4-7 provides the test points available on the TDMSCSK8127 module.

Table 4-7. TMDSCSK8127 Test Points

Test Point	Signal
TP1	HDRST
TP2	PWRHOLD
TP3	WL_UART_DBG
TP4	BT_UART_DBG
TP5	DGND
TP6	DGND
TP7	PMIC_3V3
TP8	VCC_5V0
TP10	VCC_3V3
TP11	DGND

Copyright © 2017, Texas Instruments Incorporated

The TMDSCSK8127 provides one green LED (LD1) for power indication. This LED provides the status of the 5-V power input from the CSK carrier card.

Figure 4-5 shows the position of the LED, test points, and switches on the board.

Figure 4-5. LED, Test Points, and Switches



Copyright © 2017, Texas Instruments Incorporated

TMDSCSK8127 Power Requirements

Topic Page

5.1 Power Distribution 48
5.2 Power Supply Calculation 49
5.3 Power-up Sequence 50

Copyright © 2017, Texas Instruments Incorporated

5.1 Power Distribution

Figure 5-1 shows the power distribution diagram.

Figure 5-1. Power Distribution



Copyright © 2017, Texas Instruments Incorporated

5.2 Power Supply Calculation

Table 5-1 provides the power supply calculations.

Table 5-1. Power Supply Calculations

Part Number	Quantity	CVDD (DC-DC Control)	CVDD_ARM (PMIC VDD1)	CVDD_DSP (PMIC VDD2)	VDD_1V8 (PMIC VIO)	VDDA_1v8	TPS62353YZGT (CVDD_HDVICP)	TPS51116 (VCC_1V5)	DDR_VIT 0.75	VCC_3V3 (Carrier Card)	PMIC_3V3
TMS320DM8127	1	1125	365	409	53	53	0	402		139	
DDR3	4							1040	544		
MT29F4G16ABAEAWP	1									30	
TXS0108EPWR	1				0.036					0.108	
WL1837MOD	1									909.0909091	
SN74AVC4T245RGYR	3				300					300	
SN74LVC1G11DCKR	1									100	
SN74CBTLV3257RGYR	1									128	
Total (mA)		1125	365	409	353.04	53	0	1762	544	1606.2	610.67
Input Voltage		5	3.3	3.3	3.3		3.3	5	1.5	5	5
Efficiency		0.85	0.85	0.85	0.85		0.85	0.85	0.85	0.85	0.85
Quiescent current (mA)											
Output voltage		1.2	1.2	1.2	1.8		1.2	1.5	0.75	3.3	3.3
Current drawn from input		317.6470588	156.1497326	174.973262	226.5471658	53	0	621.8823529	320	1247.166212	474.1674187
Current drawn from 5 V	2660.863042 mA										

Copyright © 2017, Texas Instruments Incorporated

5.3 Power-up Sequence

Figure 5-2 shows the power-up sequence required for the processor.

Figure 5-2. Power Sequencing



Copyright © 2017, Texas Instruments Incorporated

Overview of TMDSCSKCC

Topic Page

6.1 Key Features 52
6.2 Block Diagram 53
6.3 Power Supply 56
6.4 Overvoltage Protection Circuit 57

Copyright © 2017, Texas Instruments Incorporated

6.1 Key Features

The camera starter-kit carrier card is a standalone development platform that enables users to exhibit the video processing capabilities of the TMS320DM388, TMS320DM8127, and TMS320DM369 processors and the peripherals. The CSK carrier-card interfaces to processor modules such as the TMDSCSK388, TMDSCSK8127, and TMDSCSK369. The key features of the CSK carrier card are:

- Board-to-board connectors for the DMX processor module
- Micro SD card slot
- Audio codec (TLV320AIC3104IRHBR)
- Micro USB connector
- 4 user keys and 5 LEDs
- 2 reset switches and 1 oscillator wake-up switch
- On-board XDS100 JTAG emulator
- FTDI chip FT2232HL for JTAG and UART through a micro USB connector
- Audio line-in (MIC) and headphone out powered through a 5-V DC jack

The key features of the WDR HD camera module (LI-CAM-AR0331-324-1.8) are:

- 1/3-inch, 3.1-megapixel CMOS high-definition digital imager
- Active imaging pixels: 2052 H x 1536 V
- Pixel size: 2.2 μm × 2.2 μm
- 12-bit digital output with line and frame synchronization
- Support for 1080p at 60 fps
- Simple two-wire serial interface
- Maximum dynamic range: up to 100 dB
- Low-noise CMOS imaging technology that achieves CCD image quality
- Direct interface to the TI IP-Camera

Copyright © 2017, Texas Instruments Incorporated

6.2 Block Diagram

Figure 6-1 shows the block diagram of the CSK carrier card.

Figure 6-1. CSK Carrier Card Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

Figure 6-2 shows the top view of the CSK carrier card.

Figure 6-2. CSK Carrier Card (Top)



Copyright © 2017, Texas Instruments Incorporated

Figure 6-3 shows the bottom view of the CSK carrier card.

Figure 6-3. CSK Carrier Card (Bottom)



Copyright © 2017, Texas Instruments Incorporated

6.3 Power Supply

The CSK carrier card is powered through a _5-V DC jack. The power enable from the board-to-board connector enables +3.3 V. The +3.3-V input is converted into the required supply voltages by using the regulator. Table 6-1 provides the regulators that are used on the CSK carrier card.

Table 6-1. CSK Carrier Card Regulators

Regulator	Purpose
TPS62142RGTT (U5)	3V3 generation
TPS62142RGTT (U8)	3V3 generation
TPS7A8101DRBT (U29)	2v5 generation
TPS7A8101DRBT (U13)	1v1 generation

- Processor module power: PMIC_3V3
- I/O voltage: VCC_3V3

The TPS62142RGTT (U5) is enabled by default to generate 3.3 V when SW1 is turned ON. This 3.3 V is used to power on the DMx processor module.

Another TPS62142RGTT (U8) is enabled by GPIO, which is driven by the DMx processor to generate the 3.3-V I/O voltage for the CSK carrier card.

The TPS7A8101DRBT (U13 and U29) regulators are used to generate 1.1 V and 2.5 V, respectively, for Ethernet PHY.

Copyright © 2017, Texas Instruments Incorporated

6.4 Overvoltage Protection Circuit

The voltage protection circuit on the CSK carrier card protects the board from overvoltage, undervoltage, transient-voltage, and reverse-voltage input cases. The safe operation input-voltage range is 4.5 V to 5.25 V. Any voltage that is not in this range is considered a fault and the voltage protection circuit isolates the board from this input. LED LD2 indicates if the DC input applied to the board is within a safe input range.

Figure 6-4 shows the overvoltage protection circuit.

Figure 6-4. Overvoltage Protection Circuit



Copyright © 2017, Texas Instruments Incorporated

CSK Carrier Card Interface

Topic Page

7.1 XDS100 On-Board Emulator Interface 59
7.2 Clock Distribution 60
7.3 Reset Circuit and Distribution 61
7.4 Camera Interface 62
7.5 Ethernet Interface 63
7.6 HDMI and TVOUT Interfaces 64
7.7 LED and Switch Interface 64
7.8 Micro SD Card Interface 65
7.9 Audio Codec Interface 65
7.10 USB Interface 66
7.11 UART Interface 66
7.12 I^2C Interface 67
7.13 Connection Between Expansion Connector and CSK Carrier Card 67

Copyright © 2017, Texas Instruments Incorporated

7.1 XDS100 On-Board Emulator Interface

The CSK carrier card contains an on-board XDS100 USB emulator with a FT2232HL chip. One of the FT2232HL ports is configured for UART and JTAG.

All of the JTAG lines are connected to the board-to-board connector using voltage level translators (SN74AVC2T244, SN74AVC4T245 and SN74AVC2T245) because the FT2232HL is powered by the TLV1117-33CDCY LDO (5.0 V to 3.3 V) through the micro USB connector (J11). EEPROM (AT93C46D, 1 Kb) is interfaced to FT2232 to store configuration data.

Figure 7-1 shows the on-board emulator interface.

Figure 7-1. XDS100 On-Board Emulator Interface



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

7.2 Clock Distribution

One 12-MHz oscillator (connected to the UART-to-USB converter [FT2232HL]) and one 24.576-MHz oscillator (connected to the audio codec [AIC3104]) are used in the CSK carrier card. In this configuration, the audio codec is configured as the McASP and McBSP master, and the DMX processor as a McASP and McBSP slave.

Figure 7-2 shows the block distribution diagram.

Figure 7-2. Clock Distribution



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

7.3 Reset Circuit and Distribution

The DMx Processor is reset from switch 9 (PORn), switch 3 (warm reset), or from the system reset (FT2232HL). The DMx processor provides reset out to camera, Ethernet PHY, audio codec, and FT2232HL. The camera module is reset from an AND operation of reset out from the DMx processor and camera reset GPIO. The Ethernet PHY is reset from an AND operation of reset out from the DMx processor and Ethernet reset GPIO. See Table 3-8 to configure GPIOs for camera- and Ethernet-reset functionality.

Figure 7-3 shows the reset circuit and distribution diagram.

Figure 7-3. Reset Circuit and Distribution



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

7.4 Camera Interface

The leopard-imaging camera module (LI-CAM-AR0331-324-1.8) interfaces to the CSK carrier card with a standard 36-pin ZIP connector. The LI-CAM-AR0331-324-1.8 is a high-resolution, wide dynamic range, digital-camera module.

The device incorporates an Aptina 1/3-inch, 3.1M, CMOS WDR digital image sensor (AR0331) with an active-imaging pixel array of 2052H × 1536V. The LI-CAM-AR0331 WDR camera module produces clear, sharp digital pictures, and it is capable of capturing both continuous video and single frames, making it the perfect choice for surveillance industry with high dynamic range video. The camera supports 1080p at 30 fps H.264 streaming on TI's DM385 IPNC platform.

The CSK carrier card also supports the 3.3-V and 1.8-V I^2C and RESET camera modules.

Figure 7-4 shows the parallel camera interface.

Figure 7-4. Parallel Camera Interface



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

7.5 Ethernet Interface

The CSK Carrier card supports GMII and MII interfaces (see Figure 7-5). The DP83867 is a robust, low power, fully featured, physical-layer transceiver with integrated PMD sub-layers to support 10BASE-Te, 100BASE-TX, and 1000BASE-T Ethernet protocols. Optimized for ESD protection, the DP83867 exceeds the 8-kV IEC 61000-4-2 (direct contact) standard. This device interfaces directly to the MAC layer through the IEEE 802.3 MII standard, the IEEE 802.3 GMII standard, or reduced GMII (RGMII).

The DP83867 Ethernet PHY can be configured for GMII (TMDSCSK388 and TMDSCSK8127) or MII (TMDSCSK369) through register configuration. The PHY address of DP83867 is 0x19(h).

Figure 7-5. Ethernet Interface



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

7.6 HDMI and TVOUT Interfaces

The CSK carrier card supports an HDMI interface, shown in Figure 7-6.

Figure 7-6. HDMI and TBOUT Interface



Copyright © 2016, Texas Instruments Incorporated

NOTE: The TMDSCSK369 processor module does not support an HDMI interface. Only the TMDSCSK8127 and TMDSCSK388 processor modules support HDMI interfaces.

7.7 LED and Switch Interface

Four push buttons and five green LEDs are provided for user input and status. Refer to to configure GPIOs for switch and LED functionality.

Figure 7-7 shows the switch and LED connections.

Figure 7-7. Switch and LED Connections



Copyright © 2017, Texas Instruments Incorporated

7.8 Micro SD Card Interface

The micro SD card connector is connected to the SD interface of the board-to-board connector, shown in Figure 7-8.

The card-detect pin from the SD card connector is connected to the GPIO to ensure the presence of the SD card.

Figure 7-8. Micro SD Card Interface



Refer to Section 7.13 for SD card connection details, and to Table 3-8 to configure the GPIO for SD card detect.

7.9 Audio Codec Interface

The TLV320AIC3104 device is a flexible, low power, low-voltage stereo audio codec with programmable inputs and outputs, PowerTune™ codec capabilities, fixed predefined and parameterizable signal processing blocks, integrated PLL, and flexible digital interfaces.

This audio codec is interfaced to the I2S2 port and I^2C of the TMS320DMx processor modules. The codec supports McASP and McBSP configurations. A 24.576-MHz optional oscillator is provided for master clock generation. The audio line in and line out is provided through 3.5-mm audio jacks.

Figure 7-9 shows the audio codec interface.

Figure 7-9. Audio Codec Interface



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

7.10 USB Interface

The TMS320DMx processor modules support a USB host and device controller that provides a low-cost connectivity solution for consumer portable devices by providing a mechanism for data transfer to a USB host up to 480 Mbps. The USB controller complies with the USB 2.0 standard high-speed and full-speed functions.

The USB signals of the CSK carrier card are terminated at micro USB B-type connector J12, shown in Figure 7-10. ESD diodes are provided for the USB signals. The USB ID pin on the connector is connected to the USB ID pin of the TMS320DMx processors for host and device configuration.

The drive-bus signal (USB0_DRVVBUS) from the TMS320DMx processor controls the power distribution switch (TPS2051B), which supplies VBUS (+5 V) from the CSK carrier card to the USB device that is connected to the micro USB connector. By default, the power distribution switch is disabled (pulled low). The DMx processor should drive the USB0_DRVVBUS signal high to enable the power distribution switch. The TPS2051B supports a maximum current of 500 mA at 5 V from the CSK carrier card.

Figure 7-10. USB Interface



Copyright © 2016, Texas Instruments Incorporated

7.11 UART Interface

The UART interfaces of the board-to-board connector is connected to the FT2232 chip (for UART to USB functionality), shown in Figure 7-11.

Figure 7-11. UART Interface



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

7.12 I²C Interface

The CSK carrier card supports an I²C interface that is connected through the expansion connector and a camera connector using a level translator (TCA9517DGKR) and a board-to-board connector, shown in Figure 7-12.

Another I²C interface from the board-to-board connector is connected to the audio codec, HDMI connector from level translator TPD12S016PWR.

Figure 7-12. I²C Interface



Copyright © 2016, Texas Instruments Incorporated

7.13 Connection Between Expansion Connector and CSK Carrier Card

The CSK carrier card supports CSI, SPI, I²C, UART, and GPIO interfaces that are connected to the expansion connector interface from the board-to-board connector, shown in Figure 7-13.

Figure 7-13. Expansion Connector Interface



NOTE: The TMDSCSK369 processor module does not support CSI and UART interfaces, shown in Figure 7-13. Only TMDSCSK8127 and TMDSCSK388 processor modules support CSI and UART interfaces from the board-to-board connector to the expansion connector.

Copyright © 2017, Texas Instruments Incorporated

CSK Carrier Board Physical Specifications

Topic **Page**

8.1 Board Layout **69**
8.2 Connector Index **71**
8.2.1 DC Power Jack (J1) 74
8.2.2 Board-to-Board Connector (J3) 74
8.2.3 Board-to-Board Connector (J4) 76
8.2.4 Expansion Connector (J15) 77
8.2.5 HDMI Out Type-A Connector (J6) 78
8.2.6 Camera FPC Connector (J7) 78
8.2.7 RJ45 Connector (J8) 79
8.2.8 Stereo-Audio Jack (J9 and J10) 79
8.2.9 Micro USB Connector (J11 and J12) 80
8.2.10 Composite Video OUT RCA Connector (J13) 80
8.2.11 Micro SD Card Connector (J14) 80
8.3 Push Buttons **81**
8.4 Test Points **81**
8.5 System LEDs **82**

Copyright © 2017, Texas Instruments Incorporated

8.1 Board Layout

The CSK carrier card dimension is 4.4 inches × 4.724 inches (116 mm × 37.94 mm). The CSK carrier card has six layers and is powered through connector J1.

Figure 8-1 and Figure 8-2 show the top and bottom views of the assembly layout, respectively.

Figure 8-1. CSK Carrier Card Assembly Layout (Top)



Copyright © 2017, Texas Instruments Incorporated

Figure 8-2. CSK Carrier Card Assembly Layout (Bottom)



Copyright © 2017, Texas Instruments Incorporated

8.2 Connector Index

The CSK carrier card has several connectors that provide access to various interfaces on the board. Table 8-1 shows the CSK carrier card connectors.

Table 8-1. CSK Carrier Card Connectors

Connector	Part Number	Pins	Functions
J1	RAPC722X	3	DC power jack
J3	FX11LA-80S/8-SV(71)	88	Board-to-board connector
J4	FX11LA-80P/8-SV(71)	88	Board-to-board connector
J15	QSH-030-01-L-D-A	64	Expansion connector
J6	10029449-001RLF	23	HDMI out type-A connector
J7	FH12A-36S-0.5SH(55)	36	Camera FPC connector
J8	LPJG16314A4NL	16	RJ45 connector
J9	STX-3500-4NTR	4	Stereo-audio jack
J10			
J11	ZX62-AB-5PA(31)	5	Micro USB connector
J12			
J13	RCJ-014	4	Composite video-out RCA connector
J14	DM3AT-SF-PEJM5	14	Micro SD card connector

Copyright © 2017, Texas Instruments Incorporated

Figure 8-3 and Figure 8-4 show the top and bottom connectors, respectively, on the CSK carrier card.

Figure 8-3. CSK Carrier Card Connectors (Top)



Copyright © 2017, Texas Instruments Incorporated

Figure 8-4. CSK Carrier Card Connectors (Bottom)



Copyright © 2017, Texas Instruments Incorporated

8.2.1 DC Power Jack (J1)

Table 8-2 provides the DC power-jack pin information.

Table 8-2. DC Power Jack (J1)

Pin Number	Pin Description
1	+5 V
2	GND
3	GND

8.2.2 Board-to-Board Connector (J3)

Table 8-3 provides the board-to-board connector (J3) pin information.

Table 8-3. Board-to-Board Connector (J3)

Pin Number	Pin Description in CC	Pin Number	Pin Description in CC
1	BB_CAM_DAT0	45	NC
2	BB_HDMI_CLKN	46	BB_FT2232_TDO
3	BB_CAM_DAT1	47	BB_CAM_RESET
4	BB_HDMI_CLKP	48	BB_WARM_RESET
5	BB_CAM_DAT2	49	NC
6	DGND	50	BB_RSTOUTn
7	BB_CAM_DAT3	51	NC
8	BB_HDMI_D0N	52	BB_LED5
9	BB_CAM_DAT4	53	BB_TVOUT0
10	BB_HDMI_D0P	54	BB_PORn
11	DGND	55	DGND
12	DGND	56	DGND
13	BB_CAM_DAT5	57	NC
14	BB_HDMI_D1N	58	BB_USB0_VBUSIN
15	BB_CAM_DAT6	59	NC
16	BB_HDMI_D1P	60	BB_USB0_ID
17	BB_CAM_DAT7	61	NC
18	DGND	62	BB_USB0_DM
19	BB_CAM_DAT8	63	NC
20	BB_HDMI_D2N	64	BB_USB0_DP
21	BB_CAM_DAT9	65	NC
22	BB_HDMI_D2P	66	BB_USB0_DRVVBUS
23	BB_CAM_DAT10	67	DGND
24	DGND	68	BB_EXP_SPI_SCLK
25	BB_CAM_DAT11	69	BB_FT2232_UART_RX
26	BB_EXP_UART_TXD	70	BB_EXP_SPI_SCS
27	BB_CAM_DAT12	71	BB_FT2232_UART_TX
28	BB_EXP_UART_RXD	72	BB_EXP_SPI_D0
29	BB_CAM_DAT13	73	BB_OSC_WAKEUP
30	BB_EMU0	74	BB_EXP_SPI_D1
31	BB_CAM_DAT14	75	BB_SDCD
32	BB_EMU1	76	BB_SD0_DAT3
33	DGND	77	DGND
34	DGND	78	DGND
35	BB_CAM_DAT15	79	BB_AIC_MCLK

Copyright © 2017, Texas Instruments Incorporated

Table 8-3. Board-to-Board Connector (J3) (continued)

Pin Number	Pin Description in CC	Pin Number	Pin Description in CC
36	BB_FT2232_TMS	80	BB_SD0_CLK
37	BB_CAM_HS	81	BB_AIC_BCLK
38	BB_FT2232_TCK	82	BB_SD0_CMD
39	BB_CAM_VS	83	BB_AIC_WCLK
40	BB_FT2232_RTCK	84	BB_SD0_DAT0
41	NC	85	BB_AIC_DIN
42	BB_FT2232_TRSTN	86	BB_SD0_DAT1
43	BB_CAM_PCLK	87	BB_AIC_DOUT
44	BB_FT2232_TDI	88	BB_SD0_DAT2

Copyright © 2017, Texas Instruments Incorporated

8.2.3 Board-to-Board Connector (J4)

Table 8-4 provides the board-to-board connector (J4) pin information.

Table 8-4. Board-to-Board Connector (J4)

Pin Number	Pin Description in CC	Pin Number	Pin Description in CC
1	BB_ETH_TX_D7	45	DGND
2	BB_I2C_SCL	46	BB_EXP_CSI_DY1
3	BB_ETH_TX_D6	47	BB_ETH_RX_D0
4	BB_I2C_SDA	48	DGND
5	BB_ETH_TX_D5	49	BB_ETH_RX_D1
6	BB_HDMI_CEC	50	BB_EXP_CSI_DX2
7	BB_ETH_TX_D4	51	BB_ETH_RX_D2
8	BB_HDMI_HPDET	52	BB_EXP_CSI_DY2
9	BB_ETH_TX_D3	53	BB_ETH_RX_D3
10	BB_PMIC_POR	54	BB_ETH_COL
11	DGND	55	DGND
12	DGND	56	DGND
13	BB_ETH_TX_D2	57	BB_ETH_RX_D4
14	BB_ETH_CS	58	BB_EXP_CSI_DX3
15	BB_ETH_TX_D1	59	BB_ETH_RX_D5
16	VCC_3V3	60	BB_EXP_CSI_DY3
17	BB_ETH_TX_D0	61	BB_ETH_RX_D6
18	VCC_3V3	62	DGND
19	BB_ETH_TX_CLK	63	BB_ETH_RX_D7
20	VCC_3V3	64	BB_EXP_CSI_DX4
21	BB_EXP_GP0[30]	65	DGND
22	VCC_CAM	66	BB_EXP_CSI_DY4
23	DGND	67	BB_LED1
24	VCC_1V8	68	BB_uPIO_PWR_EN
25	BB_ETH_GTX_CLK	69	BB_LED2
26	NC	70	BB_SWITCH1
27	BB_ETH_TX_EN	71	BB_LED3
28	DGND	72	BB_SWITCH2
29	BB_HDMI_CODEC_SCL	73	BB_LED4
30	BB_EXP_GP1[26]	74	BB_EXP_GP0[31]
31	BB_HDMI_CODEC_SDA	75	BB_SWITCH3
32	BB_EXP_GP0[29]	76	PMIC_3V3
33	DGND	77	DGND
34	DGND	78	DGND
35	BB_ETH_MDC	79	BB_SWITCH4
36	BB_EXP_GP1[25]	80	PMIC_3V3
37	BB_ETH_MDIO	81	BB_ETH_RESET
38	BB_EXP_CSI_DX0	82	PMIC_3V3
39	BB_ETH_RX_CLK	83	DC_VCC5V0
40	BB_EXP_CSI_DY0	84	PMIC_3V3
41	BB_ETH_RX_DV	85	DC_VCC5V0
42	DGND	86	PMIC_3V3
43	BB_ETH_RX_ER	87	DC_VCC5V0
44	BB_EXP_CSI_DX1	88	PMIC_3V3

Copyright © 2017, Texas Instruments Incorporated

8.2.4 Expansion Connector (J15)

Table 8-5 provides the expansion connector (J15) pin information.

Table 8-5. Expansion Connector (J15)

Pin Number	Pin Description	Pin Number	Pin Description
1	DC_VCC5V0	33	NC
2	DC_VCC5V0	34	BB_EXP_CSI_DX4
3	DC_VCC5V0	35	NC
4	NC	36	DGND
5	NC	37	NC
6	NC	38	BB_EXP_CSI_DY3
7	BB_EXP_SPI_SCS	39	NC
8	NC	40	BB_EXP_CSI_DX3
9	BB_EXP_SPI_SCLK	41	NC
10	BB_EXP_GP1[25]	42	DGND
11	BB_EXP_SPI_D0	43	NC
12	BB_EXP_SPI_D1	44	BB_EXP_CSI_DY2
13	BB_EXP_GP0[30]	45	NC
14	BB_EXP_GP1[26]	46	BB_EXP_CSI_DX2
15	NC	47	NC
16	BB_EXP_GP0[29]	48	DGND
17	NC	49	NC
18	DGND	50	BB_EXP_CSI_DY1
19	NC	51	BB_I2C_SDA
20	NC	52	BB_EXP_CSI_DX1
21	NC	53	BB_I2C_SCL
22	NC	54	DGND
23	NC	55	BB_EXP_UART_TXD
24	DGND	56	BB_EXP_CSI_DY0
25	NC	57	BB_EXP_UART_RXD
26	NC	58	BB_EXP_CSI_DX0
27	NC	59	BB_EXP_GP0[31]
28	NC	60	DGND
29	NC	61	DGND
30	DGND	62	DGND
31	NC	63	DGND
32	BB_EXP_CSI_DY4	64	DGND

NOTE: The TMDSCSK369 processor module does not support a CSI interface. Only the TMDSCSK8127 and TMDSCSK388 processor modules support CSI interfaces.

Copyright © 2017, Texas Instruments Incorporated

8.2.5 HDMI Out Type-A Connector (J6)

Table 8-6 provides the HDMI out type-A connector (J6) pin information.

Table 8-6. HDMI Out Type-A Connector (J6)

Pin Number	Pin Description	Pin Number	Pin Description
1	FLT_HDMI_D2P	13	CE_REMOTE_OUT
2	DGND	14	NC
3	FLT_HDMI_D2N	15	DDC_CLK
4	FLT_HDMI_D1P	16	DDC_DAT
5	DGND	17	DGND
6	FLT_HDMI_D1N	18	5V_OUT_HDMI
7	FLT_HDMI_D0P	19	HDMI_HP_OUT
8	DGND	20	Shield GND
9	FLT_HDMI_D0N	21	Shield GND
10	FLT_HDMI_D0N	22	Shield GND
11	DGND	23	Shield GND
12	FLT_HDMI_CLKN		

NOTE: The TMDSCSK369 Processor module does not support HDMI interfaces. Only the TMDSCSK8127 and TMDSCSK388 processor modules support HDMI interfaces.

8.2.6 Camera FPC Connector (J7)

Table 8-7 provides the camera FPC connector (J7) pin information.

Table 8-7. Camera FPC Connector (J7)

Pin Number	Pin Description	Pin Number	Pin Description
1	BB_CAM_DAT15	19	BB_CAM_DAT8
2	BB_CAM_DAT14	20	BB_CAM_DAT9
3	NC	21	BB_CAM_DAT10
4	CAM_RESET	22	BB_CAM_DAT11
5	NC	23	BB_CAM_DAT12
6	NC	24	BB_CAM_DAT13
7	CAM_I2C_SDA	25	BB_CAM_HS
8	CAM_I2C_SCL	26	BB_CAM_VS
9	BB_CAM_DAT0	27	DGND
10	BB_CAM_DAT1	28	BB_CAM_PCLK
11	DGND	29	DGND
12	DGND	30	TP7
13	BB_CAM_DAT2	31	DGND
14	BB_CAM_DAT3	32	DC_VCC5V0
15	BB_CAM_DAT4	33	DC_VCC5V0
16	BB_CAM_DAT5	34	VCC_3V3
17	BB_CAM_DAT6	35	VCC_3V3
18	BB_CAM_DAT7	36	VCC_3V3

Copyright © 2017, Texas Instruments Incorporated

8.2.7 RJ45 Connector (J8)

Table 8-8 provides the RJ45 connector (J8) pin information.

Table 8-8. RJ45 Connector (J8)

Pin Number	Pin Description
1	DGND
2	NC
3	ETHER0_D3P
4	ETHER0_D3N
5	ETHER0_D2P
6	ETHER0_D2N
7	ETHER0_D1P
8	ETHER0_D1N
9	ETHER0_D0P
10	ETHER0_D0N
11	RIGHT LED
12	RIGHT LED
13	LEFT LED
14	LEFT LED
15	SHIELD GND
16	SHIELD GND

8.2.8 Stereo-Audio Jack (J9 and J10)

The CSK carrier card has two 3.5-mm female stereo jacks that are connected to the AIC3104 audio codec.

- HP OUT is for connecting to headphones. See Table 8-9 for pin information.
- MIC IN is for connecting to a microphone input. See Table 8-10 for pin information.

Table 8-9. HP OUT

Pin Number	Description
1	GND
2	LEFT_OUT
3	RIGHT_OUT
4	NC

Table 8-10. MIC IN

Pin Number	Description
1	GND
2	LEFT_IN
3	RIGHT_IN
4	NC

Copyright © 2017, Texas Instruments Incorporated

8.2.9 Micro USB Connector (J11 and J12)

The CSK carrier card has two micro USB connectors. Micro USB connector J11 provides access to the XDS100V2 on-board emulator. The USB host and device port of the DMx device is available through the J12 USB connector. Table 8-11 provides the micro USB connector (J11 and J12) pin information.

Table 8-11. Micro USB Connector

Pin Number	Description
1	VDD
2	D–
3	D+
4	ID
5	GND
6	USB0_GND
7	USB0_GND
8	USB0_GND
9	USB0_GND

8.2.10 Composite Video OUT RCA Connector (J13)

Table 8-12 provides the composite video OUT RCA connector (J13) pin information.

Table 8-12. Composite Video OUT RCA Connector

Pin Number	Description
1	VIDEO OUT
2	DGND
3	DGND
4	DGND

8.2.11 Micro SD Card Connector (J14)

The micro SD card holder is located on the bottom side of the board, and it provides an interface to micro SD cards. The connector is a 14-pin SD card holder.

Table 8-13 provides the micro SD card connector (J14) pin information.

Table 8-13. Micro SD Card Connector (J14)

Pin Number	Pin Description
1	DAT2
2	CD/DAT3
3	CMD
4	VDD
5	CLOCK
6	VSS
7	DAT0
8	DAT1
9	CD1
10	SDCD_GND
11	SDCD_GND
12	CD2
13	SDCD_GND
14	SDCD_GND

Copyright © 2017, Texas Instruments Incorporated

8.3 Push Buttons

The CSK carrier card has nine switches. Out of the nine switches, four are for general purposes. Refer to Table 3-8 to configure the switch functionality. Table 8-14 details the functionality of each switch.

Table 8-14. CSK Carrier Card Switches

Switch-Button Number	Description
SW1	Power ON and OFF switch
SW2	Oscillator wakeup
SW3	Warm reset
SW4	PMIC reset
SW5	General purpose
SW6	General purpose
SW7	General purpose
SW8	General purpose
SW9	Power on reset

8.4 Test Points

The CSK carrier card as 23 test points. Table 8-15 provides the test point and corresponding signals.

Table 8-15. Test Points of CSK Carrier Card

Test Point	Signal
TP1	DGND
TP5	
TP17	
TP19	
TP20	
TP2	PMIC 3V3 PGOOD
TP3	PMIC 3V3
TP4	VCC 3V3
TP6	VCCA_2V5
TP7	CAMERA CLOCKOUT
TP8	VCC_1V1
TP9	VCC_3V3 PGOOD
TP10	VDDA1P8
TP11	ETHERNET CLOCKOUT
TP12	ETHERNET JTAG TDO
TP13	ETHERNET JTAG TMS
TP14	ETHERNET_JTAG_RESET
TP15	ETHERNET_JTAG_TCLK
TP16	ETHERNET_JTAG_TDI
TP18	ETHERNET SPEED
TP21	VCC 5V0
TP22	VCC CAM
TP23	VCC 1V8

Copyright © 2017, Texas Instruments Incorporated

8.5 System LEDs

The CSK carrier card has three LEDs. Refer to Table 3-8 to configure the LED functionality for LED1, LED2, and LED3.

Table 8-16 provides the LED information.

Table 8-16. LED Information

LED	Color	Description
LD1	Green	LED1
LD2		LED2
LD3		LED3
LD4		Board-power LED
LD5		FT2232 power-enable LED

Copyright © 2017, Texas Instruments Incorporated

Figure 8-5 shows the position of LEDs, test points, and push buttons on the CSK carrier card.

Figure 8-5. LEDs, Test Points, and Push Buttons on CSK Carrier Card



Copyright © 2017, Texas Instruments Incorporated

CSK Carrier Card Power Requirements

Topic Page

9.1 Power Distribution 85
9.2 Power Supply Calculation 86
9.3 Power-up Sequence 87

Copyright © 2017, Texas Instruments Incorporated

9.1 Power Distribution

Figure 9-1 shows the power distribution diagram.

Figure 9-1. CSK Carrier Power Distribution



Copyright © 2016, Texas Instruments Incorporated

Copyright © 2017, Texas Instruments Incorporated

9.2 Power Supply Calculation

Table 9-1 provides the power supply calculation information.

Table 9-1. Power Supply Calculation

Input Supply (V)		5				PMIC3V3	VCC_3V3	
Regulatory Efficiency						0.9	0.86	
Input Voltage		**Board-to-Board Connect**	3.3	3.3	5	5	5	
Output Voltage		1.8	2.5	1.1		3.3	3.3	
Regulator Name		TPS6216DSGT	TPS7A8101	TPS7A8101		TPS62142RGTT (U5)	TPS62142RGTT (U8)	5-V DC IN
		Active	**Active**	**Active**		**Active**	**Active**	**Active**
Description	Part Number							
Ethernet PHY external regulator	TPS7A8101 (2.5 V)						141	108.2093023
	TPS7A8101 (1.1 V)						125	95.93023256
Audio codec	TLV320AIC3104	2.5					170	130.4651163
Camera module	LI-CAM-AR0331-324-1.8				800		300	–
Ethernet PHY	DP83867IRPAPT		141	125			22	16.88372093
Expansion connector (CSI camera)								0
Micro SD card							80	61.39534884
LED × 5							10	7.674418605
24.576-MHz oscillator							15	11.51162791
Current Consumption[1]						0	863	1232.069767
Power Consumption (mW)						0	2847.9	6160.348837
								5-V DC IN
		Active		TMDSCSK388				2210.73
Current Consumption on 5-V power input[1]				TMDSCSK8127				2660.863
Power Consumption on 5-V power input (mW)				TMDSCSK369				1052.032
USB Bus-Powered Devices							3.3	5
							TLV1117-33CDCY	5-V USB
USB to JTAG or UART	FT2232HL						130	130
EEPROM	AT93C46DY6-YH-T						2	2

(1) All current ratings are in mA.

Copyright © 2017, Texas Instruments Incorporated

9.3 Power-up Sequence

Figure 9-2 shows the power sequencing for the CSK carrier card.

Figure 9-2. Power-up Sequence



Copyright © 2017, Texas Instruments Incorporated

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated