

# –6 dB DifferentialLine Receiver

SSM2143

**FEATURES** 

High Common-Mode Rejection

DC: 90 dB typ 60 Hz: 90 dB typ 20 kHz: 85 dB typ


Ultralow THD: 0.0006% typ @ 1 kHz

Fast Slew Rate: 10 V/μs typ

Wide Bandwidth: 7 MHz typ (G = 1/2) Two Gain Levels Available: G = 1/2 or 2

Low Cost

#### FUNCTIONAL BLOCK DIAGRAM



#### PIN CONNECTIONS

#### Epoxy Mini-DIP (P Suffix) and SOIC (S Suffix)



#### GENERAL DESCRIPTION

The SSM2143 is an integrated differential amplifier intended to receive balanced line inputs in audio applications requiring a high level of immunity from common-mode noise. The device provides a typical 90 dB of common-mode rejection (CMR), which is achieved by laser trimming of resistances to better than 0.005%.

Additional features of the device include a slew rate of 10 V/ $\mu$ s and wide bandwidth. Total harmonic distortion (THD) is less than 0.004% over the full audio band, even while driving low impedance loads. The SSM2143 input stage is designed to handle input signals as large as +28 dBu at G = 1/2. Although primarily intended for G = 1/2 applications, a gain of 2 can be realized by reversing the +IN/–IN and SENSE/REFERENCE connections.

When configured for a gain of 1/2, the SSM2143 and SSM2142 Balanced Line Driver provide a fully integrated, unity gain solution to driving audio signals over long cable runs. For similar performance with G = 1, see SSM2141.

## $\begin{array}{l} \text{SSV2143-SPECIFICATIONS} \ \, \stackrel{(V_S = \ \pm 15\ V, \ -40\ ^{\circ}\text{C} \le T_A \le +\,85\ ^{\circ}\text{C}, \ G=\ 1/2, \ unless \ otherwise \ noted.} \\ \text{Typical specifications apply at } \ \, T_A = \ +\,25\ ^{\circ}\text{C}) \end{array}$

Parameter	Symbol	Conditions	Min	Тур	Max	Units
AUDIO PERFORMANCE Total Harmonic Distortion Plus Noise Signal-to-Noise Ratio Headroom	THD+N SNR HR	$V_{IN}=10~V~rms,~R_L=10~k\Omega,~f=1~kHz$ 0 dBu = 0.775 V rms, 20 kHz BW, RTI Clip Point = 1% THD+N		0.0006 -107.3 +28.0		% dBu dBu
DYNAMIC RESPONSE Slew Rate Small Signal Bandwidth	SR BW <sub>-3 dB</sub>	$R_L = 2 \text{ k}\Omega, C_L = 200 \text{ pF}$ $R_L = 2 \text{ k}\Omega, C_L = 200 \text{ pF}$ G = 1/2 G = 2	6	10 7 3.5		V/µs MHz MHz
INPUT Input Offset Voltage Common-Mode Rejection	V <sub>IOS</sub> CMR	$V_{CM} = 0 \text{ V, RTI, G} = 2$ $V_{CM} = \pm 10 \text{ V, RTO}$ $f = dc$ $f = 60 \text{ Hz}$ $f = 20 \text{ kHz}$ $f = 400 \text{ kHz}$	-1.2 70	0.05 90 90 85 60	+1.2	mV dB dB dB dB
Power Supply Rejection Input Voltage Range	PSR IVR	$V_S = \pm 6 \text{ V to } \pm 18 \text{ V}$ Common Mode Differential	90	110 ±15 ±28		dB V V
OUTPUT Output Voltage Swing Minimum Resistive Load Drive Maximum Capacitive Load Drive Short Circuit Current Limit	V <sub>O</sub>	$R_L = 2 \text{ k}\Omega$	±13	±14 2 300 +45, -2	0	V kΩ pF mA
GAIN Gain Accuracy			-0.1	0.03	0.1	%
REFERENCE INPUT Input Resistance Voltage Range				18 ±10		kΩ V
POWER SUPPLY Supply Voltage Range Supply Current	$egin{array}{c} V_S \ I_{SY} \end{array}$	$V_{CM} = 0 \text{ V}, R_L = \infty$	±6	±2.7	±18 ±4.0	V mA

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS

TIPE OF THE THIRTH TO THE THIRTH TO THE
Supply Voltage
Common-Mode Input Voltage ±22 V
Differential Input Voltage±44 V
Output Short Circuit Duration
Operating Temperature Range40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature (T <sub>J</sub> ) +150°C
Lead Temperature (Soldering, 60 sec) +300°C
Thermal Resistance
8-Pin Plastic DIP (P): $\theta_{JA} = 103$ , $\theta_{JC} = 43$ °C/W
8-Pin SOIC (S): $\theta_{JA} = 150$ , $\theta_{JC} = 43$ °C/W

–2– REV. A




Figure 1. Small-Signal Transient Response ( $V_{IN}=\pm200~mV$ ,  $G=1/2,~R_L=2~k\Omega,~V_S=\pm15~V,~T_A=+25^{\circ}C$ )




Figure 2. Large Signal Transient Response ( $V_{IN}$  = +24 dBu, G = 1/2,  $R_L$  = 2 k $\Omega$   $V_S$  = ±15 V,  $T_A$  = +25°C)




Figure 3. THD+N vs. Frequency ( $V_S = \pm 15 \text{ V}$ ,  $V_{IN} = 10 \text{ V rms}$ , with 80 kHz Filter)




Figure 4. Headroom ( $V_S = \pm 15~V,~R_L = 10~k\Omega,$  with 80 kHz Filter)




Figure 5. Dynamic Intermodulation Distortion, DIM-100 ( $V_S = \pm 15~V,~R_L = 100~k\Omega$ )




Figure 6. THD+N vs. Load ( $V_S = \pm 15 \text{ V}$ ,  $V_{IN} = 10 \text{ V rms}$ , with 1 kHz Sine, 80 kHz Filter)

REV. A –3–

#### SSM2143




Figure 7. Closed-Loop Gain vs. Frequency, 20 Hz to 20 kHz (Gain of 1/2 Normalized to 0 dB)




Figure 8. Closed-Loop Gain vs. Frequency, 100 Hz to 10 MHz




Figure 9. Closed-Loop Phase vs. Frequency




Figure 10. Common-Mode Rejection vs. Frequency




Figure 11. Power Supply Rejection vs. Frequency




Figure 12. Closed-Loop Output Impedance vs. Frequency

4– REV. A




Figure 13. Output Voltage Swing vs. Frequency




Figure 14. Output Voltage Swing vs. Load Resistance




Figure 15. Output Voltage Swing vs. Supply Voltage




Figure 16. Voltage Noise Density vs. Frequency




Figure 17. Low Frequency Voltage Noise from 0.1 Hz to 10 Hz\*




Figure 18. Voltage Noise from 0 kHz to 1 kHz\*

REV. A \_5\_

<sup>\*</sup>The photographs in Figure 17 through Figure 19 were taken at  $V_S = \pm 15 \ V$  and  $T_A = +25 \, ^{\circ}C$ , using an external amplifier with a gain of 1000.




Figure 19. Voltage Noise from 0 kHz to 10 kHz\*




Figure 21. Gain Error vs. Temperature




Figure 23. Supply Current vs. Temperature




Figure 20. Slew Rate vs. Temperature




Figure 22. Input Offset Voltage vs. Temperature




Figure 24. Supply Current vs. Supply Voltage

–6– REV. A

<sup>\*</sup>The photographs in Figure 17 through Figure 19 were taken at  $V_S = \pm 15$  V and  $T_A = +25$ °C, using an external amplifier with a gain of 1000.

#### APPLICATIONS INFORMATION

The SSM2143 is designed as a balanced differential line receiver. It uses a high speed, low noise audio amplifier with four precision thin-film resistors to maintain excellent common-mode rejection and ultralow THD. Figure 25 shows the basic differential receiver application where the SSM2143 yields a gain of 1/2. The placement of the input and feedback resistors can be switched to achieve a gain of +2, as shown in Figure 26. For either circuit configuration, the SSM2143 can also be used unbalanced by grounding one of the inputs. In applications requiring a gain of +1, use the SSM2141.




Figure 25. Standard Configuration for Gain of 1/2

Figure 26. Reversing the Resistors Results in a Gain of 2

#### **CMRR**

The internal thin-film resistors are precisely trimmed to achieve a CMRR of 90 dB. Any imbalances introduced by the external circuitry will cause a significant reduction in the overall CMRR performance. For example, a 5  $\Omega$  source imbalance will result in a CMRR of 71 dB at dc. This is also true for any reactive source impedances that may affect the CMRR over the audio frequency range. These error sources need to be minimized to maintain the excellent CMRR.

To quantify the required accuracy of the thin film resistor matching, the source of CMRR error can be analyzed. A resistor mismatch can be modelled as shown in Figure 27. By assuming a tolerance on one of the 12 k $\Omega$  resistors of  $\Delta R$ , the equation for the common-mode gain becomes:

$$\frac{V_{OUT}}{V_{IN}} = \frac{6k}{6k + 12k} \left( \frac{6k}{12k + \Delta R} + 1 \right) - \frac{6k}{12k + \Delta R}$$

which reduces to:

$$\frac{V_{OUT}}{V_{IN}} = \frac{1/3 \Delta R}{12k + \Delta R}$$

This gain error leads to a common-mode rejection ratio of:

$$CMRR = \frac{|A_{DM}|}{|A_{CM}|} \cong \frac{18k}{\Delta R}$$

$$12k + \Delta R$$

$$12k + \Delta R$$

$$12k + \Delta R$$

$$6k$$

$$CMRR = \frac{18k}{\Delta R}$$

Figure 27. A Small Mismatch in Resistance Results in a Large Common-Mode Error

Setting  $\Delta R$  to 5  $\Omega$  results in the CMRR of 71 dB, as stated above. To achieve the SSM2143's CMRR of 90 dB, the resistor mismatch can be at most 0.57  $\Omega$ . In other words, to build this circuit discretely, the resistors would have to be matched to better than 0.005%!

The following table shows typical resistor accuracies and the resulting CMRR for a differential amplifier.

% Mismatch	CMRR
5%	30 dB
1%	44 dB
0.1%	64 dB
0.005%	90 dB

#### DC OUTPUT LEVEL ADJUST

The reference node of the SSM2143 is normally connected to ground. However, it can be used to null out any dc offsets in the system or to introduce a dc reference level other than ground. As shown in Figure 28, the reference node needs to be




Figure 28. A Low Impedance Buffer Is Required to Adjust the Reference Voltage.

buffered with an op amp to maintain very low impedance to achieve high CMRR. The same reasoning as above applies such that the 6 k $\Omega$  resistor has to be matched to better than 0.005% or 0.3  $\Omega$ . The op amp maintains very low output impedance over the entire audio frequency range, as long as its bandwidth is well above 20 kHz. The reference input can be adjusted over a  $\pm 10$  V range. The gain from the reference to the output is unity so the resulting dc output adjustment range is also  $\pm 10$  V.

#### INPUT ERRORS

The main dc input offset error specified for the SSM2143 is the Input Offset Voltage. The Input Bias Current and Input Offset Current are not specified as for a normal operational amplifier. Because the SSM2143 has built-in resistors, any bias current related errors are converted into offset voltage errors. Thus, the offset voltage specification is a combination of the amplifier's offset voltage plus its offset current times the input impedance.




Figure 29. SSM2142/SSM2143 Balanced Line Driver/ Receiver System

#### SSM2143

#### LINE DRIVER/RECEIVER SYSTEM

The SSM2143 and SSM2142 provide a fully integrated line driver/ receiver system. The SSM2142 is a high performance balanced line driver IC that converts an unbalanced input into a balanced output signal. It can drive large capacitive loads on long cables making it ideal for transmitting balanced audio signals. When combined with an SSM2143 on the receiving end of the cable, the system maintains high common-mode rejection and ultralow THD. The SSM2142 is designed with a gain of +2 and the SSM2143 with a gain of 1/2, providing an overall system gain of unity.

The following data demonstrates the typical performance of the two parts together, measured on an Audio Precision at the SSM2143's output. This configuration was tested with 500 feet




Figure 30. THD+N vs. Frequency of SSM2142/SSM2143 System ( $V_S = \pm 18 \text{ V}$ ,  $V_{IN} = 5 \text{ V}$  rms, with 80 kHz Filter)




Figure 31. SSM2142/SSM2143 System Headroom–See Text— $(V_S = \pm 18 \text{ V}, R_L = 10 \text{ k}\Omega, 500' \text{ Cable})$ 




Figure 32. SSM2142/SSM2143 System DIM-100 Dynamic Intermodulation Distortion ( $V_S = \pm 18 \text{ V}$ ,  $R_L = 10 \text{ k}\Omega$ )

of cable between the ICs as well as no cable. The combination of the two parts results in excellent THD+N and SNR and a noise floor of typically –105 dB over a 20 Hz to 20 kHz bandwidth.

A comment on SSM2142/SSM2143 system headroom is necessary. Figure 31 shows a maximum signal handling of approximately ±22 dBu, but it must be kept in mind that this is measured between the SSM2142's input and SSM2143's output, which has been attenuated by one half. Normally, the system would be shown as actually used in a piece of equipment, whereby the SSM2143 is at the input and SSM2142 at the output. In this case, the system could handle differential signals in excess of +24 dBu at the input and output, which is consistent with headroom requirements of most professional audio equipment.




Figure 33. SSM2142/SSM2143 System Frequency Response ( $V_S = \pm 18 \text{ V}, V_{IN} = 0 \text{ dBV}, 500' \text{ Cable}$ )





Figure 34. SSM2142/SSM2143 System Large Signal Pulse Response ( $V_S = \pm 18~V,~R_L = 10~k\Omega,~No~Cable$ )

-8-

## **OUTLINE DIMENSIONS**




#### **COMPLIANT TO JEDEC STANDARDS MS-001**

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 35. 8-Lead Plastic Dual In-Line Package [PDIP] Narrow Body (N-8)

Dimensions shown in inches and (millimeters)



#### **COMPLIANT TO JEDEC STANDARDS MS-012-AA**

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 36. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)

REV. A -9-

## SSM2143

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
SSM2143PZ	-40°C to +85°C	8-Lead PDIP	N-8
SSM2143SZ	-40°C to +85°C	8-Lead SOIC_N	R-8
SSM2143SZ-REEL	−40°C to +85°C	8-Lead SOIC_N	R-8

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part

#### **REVISION HISTORY**

6/11—Rev. 0 to Rev. A

Updated Outline Dimensions	9
Changes to Ordering Guide	. 10

11/91—Revision 0: Initial Version

