

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# 32-Mbit (4 M × 8) Static RAM

#### **Features**

- High Speed

  □ t<sub>AA</sub> = 12 ns
- Low Active Power
  □ I<sub>CC</sub> = 250 mA at 12 ns
- Low CMOS Standby Power
  □ I<sub>SB2</sub> = 50 mA
- Operating Voltages of 3.3 ± 0.3 V
- 2.0 V Data Retention
- Automatic Power Down when Deselected
- TTL Compatible Inputs and Outputs
- Available in Pb-free 48-ball FBGA Package

### **Functional Description**

The CY7C1079DV33 is a high performance CMOS Static RAM organized as 4,194,304 words by 8 bits.

To write to the device, take Chip Enable  $(\overline{CE}^{[1]})$  and Write Enable  $(\overline{WE})$  input LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>21</sub>).


To read from the device, take Chip Enable  $(\overline{CE}^{[1]})$  LOW and Output Enable  $(\overline{OE})$  LOW while forcing the Write Enable  $(\overline{WE})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins. See Truth Table (Single Chip Enable) on page 10 for a complete description of Read and Write modes.

The input and output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high impedance state when the device is deselected ( $\overline{\text{CE}}^{[1]}$  HIGH), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}^{[1]}$  LOW and  $\overline{\text{WE}}$  LOW).

The CY7C1079DV33 is available in a 48-ball FBGA package.

For a complete list of related documentation, click here.

# **Logic Block Diagram**



#### Note

Revised November 28, 2014

<sup>1.</sup> BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW. For all other cases CE is HIGH.



### Contents

Selection Guide	3
Pin Configuration	3
Maximum Ratings	
Operating Range	4
DC Electrical Characteristics	4
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	6
AC Switching Characteristics	7
Switching Waveforms	
Truth Table (Single Chip Enable)	
Truth Table (Dual Chip Enable)	

Ordering Information	11
Ordering Code Definitions	
Package Diagrams	
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	15
PSoC® Solutions	15
Cypress Developer Community	15
Technical Support	




## **Selection Guide**


Description	-12	Unit
Maximum Access Time	12	ns
Maximum Operating Current	250	mA
Maximum CMOS Standby Current	50	mA

# **Pin Configuration**

Figure 1. 48-ball FBGA (Single Chip Enable) pinout [2]

Figure 2. 48-ball FBGA (Dual Chip Enable) pinout [2]





#### Note

<sup>2.</sup> NC pins are not connected to the die.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested. Storage Temperature ......-65 °C to +150 °C Ambient Temperature with Power Applied .......55 °C to +125 °C Supply Voltage on V CC Relative to GND  $^{[3]}$  .....-0.5 V to +4.6 V DC Voltage Applied to Outputs in High Z State  $^{[3]}$  .....-0.5 V to V $_{\rm CC}$  + 0.5 V

DC Input Voltage [3]	0.5 V to V <sub>CC</sub> + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch Up Current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	$3.3~V\pm0.3~V$

### **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions		Unit	
Parameter	Description	rest Conditions	Min	Max	Ullit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA	2.4	_	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8.0 mA	_	0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage [3]		-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$	-1	+1	μА
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$ , Output disabled	-1	+1	μА
I <sub>cc</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC}$ = Max, f = f <sub>MAX</sub> = 1/t <sub>RC</sub> , $I_{OUT}$ = 0 mA CMOS levels	_	250	mA
I <sub>SB1</sub>	Automatic CE Power Down Current – TTL Inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}}^{[4]} \geq \text{V}_{\text{IH}}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{ f = f}_{\text{MAX}} \end{aligned}$	_	60	mA
I <sub>SB2</sub>	Automatic CE Power Down Current – CMOS Inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}}^{[4]} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \text{ or V}_{\text{IN}} \leq 0.3 \text{ V}, \text{ f} = 0 \end{aligned}$	_	50	mA

Document Number: 001-50282 Rev. \*F

V<sub>IL</sub> (min) = -2.0 V and V<sub>IH</sub>(max) = V<sub>CC</sub> + 2 V for pulse durations of less than 20 ns.
 BGA packaged device is offered in single CE and dual CE options. In this data sheet for a dual CE device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW. For all other cases CE is HIGH.



# Capacitance


Parameter [5]	Parameter [5] Description Test Condi		48-ball FBGA	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	16	pF
C <sub>OUT</sub>	I/O capacitance		20	pF

### **Thermal Resistance**

Parameter [5]	r [5] Description Test Conditions		48-ball FBGA	Unit
- JA	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	30.91	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		13.60	°C/W

### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms [6]



 <sup>5.</sup> Tested initially and after any design or process changes that may affect these parameters.
 6. Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0 V). 100 μs (t<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation begins including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0 V) voltage.




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Тур	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		2	-	-	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = 2 \text{ V}, \overline{\text{CE}}^{[7]} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	_	_	50	mA
t <sub>CDR</sub> <sup>[8]</sup>	Chip Deselect to Data Retention Time		0	_	_	ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time		t <sub>RC</sub>	_	-	ns

## **Data Retention Waveform**

Figure 4. Data Retention Waveform



Notes

7. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH, CE is LOW. For all other cases CE is HIGH.

8. Tested initially and after any design or process changes that may affect these parameters.

9. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 50 μs or stable at V<sub>CC(min.)</sub> ≥ 50 μs.



# **AC Switching Characteristics**

Over the Operating Range

Parameter [10]	Description		-12		
Parameter [10]	Description	Min	Max	Unit	
Read Cycle		•			
t <sub>power</sub>	V <sub>CC</sub> (Typical) to the First Access <sup>[11]</sup>	100	_	μS	
t <sub>RC</sub>	Read Cycle Time	12	_	ns	
t <sub>AA</sub>	Address to Data Valid	_	12	ns	
t <sub>OHA</sub>	Data Hold from Address Change	3	_	ns	
t <sub>ACE</sub>	CE [12] LOW to Data Valid	_	12	ns	
t <sub>DOE</sub>	OE LOW to Data Valid	_	7	ns	
t <sub>LZOE</sub>	OE LOW to Low Z	1	_	ns	
t <sub>HZOE</sub>	OE HIGH to High Z [13]	_	7	ns	
t <sub>LZCE</sub>	CE LOW to Low Z [12, 13]	3	_	ns	
t <sub>HZCE</sub>	CE HIGH LOW to High Z [12, 13]	_	7	ns	
t <sub>PU</sub>	CE LOW HIGH to Power Up [12, 14]	0	_	ns	
t <sub>PD</sub>	CE HIGH LOW to Power Down [12, 14]	_	12	ns	
Write Cycle [15	, 16]				
t <sub>WC</sub>	Write Cycle Time	12	_	ns	
t <sub>SCE</sub>	CE [12] LOW HIGH to Write End	9	_	ns	
t <sub>AW</sub>	Address Setup to Write End	9	_	ns	
t <sub>HA</sub>	Address Hold from Write End	0	_	ns	
t <sub>SA</sub>	Address Setup to Write Start	0	_	ns	
t <sub>PWE</sub>	WE Pulse Width	9	_	ns	
t <sub>SD</sub>	Data Setup to Write End	7	_	ns	
t <sub>HD</sub>	Data Hold from Write End	0	_	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z [13]	3	_	ns	
t <sub>HZWE</sub>	WE LOW to High Z [13]	_	7	ns	

#### Notes

13. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZWE</sub>, t<sub>LZOE</sub>, t<sub>LZCE</sub>, and t<sub>LZWE</sub> are specified with a load capacitance of 5 pF as in (b) of Figure 3 on page 5. Transition is measured ±200 mV from steady state voltage.

14. These parameters are guaranteed by design and are not tested.

<sup>10.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V. Test conditions for the read cycle use output loading shown in part a) of Figure 3 on page 5, unless specified otherwise.


tp<sub>OWER</sub> gives the minimum amount of time that the power supply is at typical V<sub>CC</sub> values until the first memory access is performed.
 BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW. For all other cases CE is HIGH.


 <sup>14.</sup> These parameters are guaranteed by design and are not tested.
 15. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>. CE and WE are LOW to initiate a write, and the transition of any of these signals can terminate. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
 16. The minimum write cycle time for Write Cycle No. 2 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




# **Switching Waveforms**

Figure 5. Read Cycle No. 1 [17, 18]







Notes

17. The device is continuously selected.  $\overline{CE} = V_{IL}$ .

18.  $\overline{WE}$  is HIGH for read cycle.

19. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device,  $\overline{CE}$  refers to the internal logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$  such that when  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW. For all other cases  $\overline{CE}$  is HIGH.

20. Address valid before or similar to  $\overline{CE}$  transition LOW.



# Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled) [21, 22, 23]





Figure 8. Write Cycle No. 2 (WE Controlled, OE LOW) [21, 22, 23]



### Notes

<sup>21.</sup> BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device,  $\overline{\text{CE}}$  refers to the internal logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  such that when  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW. For all other cases  $\overline{\text{CE}}$  is HIGH.

22. Data I/O is high impedance if  $\overline{\text{OE}} = V_{\text{IH}}$ .

23. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high impedance state.



# **Truth Table (Single Chip Enable)**

<b>CE</b> [1]	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Х	Х	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

# Truth Table (Dual Chip Enable)

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Х	Х	Х	High Z	Power Down	Standby (I <sub>SB</sub> )
X	L	Х	Х	High Z	Power Down	Standby (I <sub>SB</sub> )
L	Н	L	Н	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	Н	Х	L	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram		Operating Range
12	CY7C1079DV33-12BAXI	51-85191	48-ball FBGA (8 × 9.5 × 1.2 mm) (Pb-free) [24]	Industrial

Contact sales for part availability.

### **Ordering Code Definitions**



### Notes


<sup>24.</sup> This BGA package is offered with single chip enable.

<sup>25.</sup> This BGA package is offered with dual chip enable.



# **Package Diagrams**

Figure 9. 48-ball FBGA (8 × 9.5 × 1.2 mm) BA48J Package Outline, 51-85191



51-85191 \*C



# Acronyms

Acronym	Description		
CE	Chip Enable		
CMOS	Complementary Metal Oxide Semiconductor		
FPBGA	Fine-Pitch Ball Grid Array		
I/O	Input/Output		
OE	Output Enable		
SRAM	Static Random Access Memory		
TTL	Transistor-Transistor Logic		
WE	Write Enable		

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	2711136	05/29/2009	VKN / PYRS	New data sheet.
*A	2759408	09/03/2009	VKN / AESA	Removed 10 ns speed bin related information across the document.  Updated Thermal Resistance: Marked thermal specs as "TBD".
				Updated AC Switching Characteristics: Changed maximum value of t <sub>DOE</sub> , t <sub>HZOE</sub> , t <sub>HZCE</sub> , t <sub>HZWE</sub> parameters from 6 ns to 7 ns.
				Updated Ordering Information: Added -12B2XI part (Dual CE option)
*B	2813370	11/23/2009	VKN	Updated DC Electrical Characteristics: Changed maximum value of I <sub>CC</sub> parameter from 225 mA to 250 mA.
*C	3132969	01/11/2011	PRAS	Added Ordering Code Definitions under Ordering Information.  Updated Package Diagrams.  Added Acronyms and Units of Measure.  Changed all instances of IO to I/O.
				Updated in new template.
*D	3232668	04/18/2011	PRAS	Changed status from Preliminary to Final.  Updated Pin Configuration (Figure 2).  Updated Thermal Resistance.
*E	4434923	07/09/2014	VINI	Updated Package Diagrams: spec 51-85191 – Changed revision from *A to *C.  Updated in new template.  Completing Sunset Review.
*F	4582593	11/28/2014	VINI	Added related documentation hyperlink in page 1. Removed missing part number CY7C1079DV33-12B2XI in Ordering Information.



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive Clocks & Buffers Interface

**Lighting & Power Control** 

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2009-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.