Camera PMIC with Flash LED Driver

The NCP6951B integrated circuit is part of the ON Semiconductor mini power management IC family. It is optimized to supply battery powered portable application sub−systems such as camera function, microprocessors... etc. This device integrates one high efficiency 600 mA Step−down DCDC converter with DVS (Dynamic Voltage Scaling), 5 low dropout (LDO) voltage regulators and a 1.5 A Flash LED driver in WLCSP24 package.

Features

- One Flash LED Driver:
	- \triangleleft Adaptive boost supply or bypass mode depending on V_{in} and Vflash conditions
	- ♦ Programmable flash current from 100 mA to 1.6 A by 100 mA steps
	- ♦ Programmable safety and inhibit timer to limit the flash duration and protect the application
- One DCDC Converter:
	- ♦ Peak efficiency 96%
	- ♦ Programmable output voltage from 0.8 V to 2.3 V by 50 mV steps
	- ♦ 600 mA output current capability
- Five Low Noise − Low Dropout Regulators
	- ♦ Programmable output voltage from 1.7 V to 3.3 V for LDOs 1,2,3
	- ♦ Programmable output voltage from 1.2 V to 2.85 V for LDO 4 & 5
	- ♦ 200 mA output current capability: LDO's 1, 2, 3 & 4
	- ♦ 300 mA output current capability: LDO 5
	- \triangleleft 45 µVrms low output noise
- Control
	- $\triangleq 400$ kHz / 3.4 MHz I²C control interface
	- ♦ Hardware enable pin
	- ♦ Customizable power up sequencer
- Extended Input Voltage Range 2.5 V to 5.5 V
- ♦ Support of newest battery technologies
- Optimized Power Efficiency
	- 82 µA very low quiescent current at no load
	- ♦ Dynamic voltage scaling on DCDC converter
	- ♦ Regulators can be supplied from DCDC converter output
- Small Footprint
	- \triangleleft Package WLCSP24 2.57 x 1.65 mm²
	- \triangleleft DCDC converter runs at 3.0 MHz using a 1 μ H inductor and 10 μ F capacitor or 2.2 μ H inductor and 4.7 μ F capacitor

Typical Applications

- Cellular Phones
- Digital Cameras

ON Semiconductor®

www.onsemi.com

-
- $WL = Water$ Lot
- $Y = Year$
- WW = Work Week

-= Pb−Free Package

*Pb−Free indicator, "G" or microdot " -", may or may not be present.

PIN ASSIGNMENT

(Top View)

ORDERING INFORMATION

See detailed ordering and shipping information on page [34](#page-33-0) of this data sheet.

- Personal Digital Assistant and Portable Media Player
- GPS

Figure 1. Functional Block Diagram

Table 1. PIN OUT DESCRIPTION

CONTROL AND SERIAL INTERFACE

DCDC CONVERTER

LDO REGULATORS

FLASH LED DRIVER

Table 2. MAXIMUM RATINGS

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The thermal shutdown set to 150°C (typical) avoids potential irreversible damage on the device due to power dissipation.

2. This device series contains ESD protection and passes the following ratings:

Human Body Model (HBM) per JEDEC standard: JESD22−A114

Charged Device Model (CDM) per JEDEC standard: JESD22−C101.

Table 3. RECOMMENDED OPERATING CONDITIONS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J−STD−020A.

4. Refer to the Application Information section of this data sheet for more details.

5. The $R_{\theta CA}$ is dependent of the PCB heat dissipation. Board used to drive this data was a NCP6951EVB board. It is a multilayer board with 1−ounce internal power and ground planes and 2−ounce copper traces on top and bottom of the board.

6. The maximum power dissipation (P_D) is dependent by input voltage, maximum output current and external components selected.

$$
R_{\theta JA} = \frac{125 - T_A}{P_D}
$$

Table 4. ELECTRICAL CHARACTERISTICS Min & Max Limits apply for T_J up to +125°C unless otherwise specified. PVIN = V_{IN1} $=$ V_{IN2} = 3.6 V (Unless otherwise noted). DCDC Output Voltage = 1.2V, LDO1, 2 & 4= 2.8 V, LDO 3 & 5 = 1.8 V, Typical values are referenced to $T_J = +25^{\circ}C$ and default configuration (Note [9](#page-7-0)).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit		
SUPPLY CURRENT: Pins VIN1, VIN2, PVIN								
I_{Q}	Operating quiescent current	DCDC on $-$ no load $-$ no switching LDO _s off $T_A = up to +85°C$		32		μA		
		DCDC on $-$ no load $-$ no switching LDOs on $-$ no load $T_A =$ up to +85°C	$\overline{}$	80				
		DCDC Off LDOs on - no load $T_A = up to +85^{\circ}C$	$\overline{}$	55	\equiv			
I SLEEP	Product sleep mode current	HWEN on All DCDC and LDOs off V_{IN} = 2.5 V to 5.5 V $T_A =$ up to +85°C		6.0		μA		
I_{OFF}	Product off current	HWEN off ² C interface disabled V_{IN} = 2.5 V to 5.5 V $T_A = up to +85^{\circ}C$		0.7		μA		
DCDC CONVERTER								
PV_{IN}	Input Voltage Range		2.5	\equiv	5.5	\vee		
I OUTMAX	Maximum Output Current		0.6	\equiv	$\overline{}$	A		
Δ _{VOUT}	Output Voltage DC Error	lo=300 mA, PWM mode (Note 9)	-1	0	$\mathbf{1}$	%		
DC _{OUT}	DCDC Output Voltage	Programmable 50 mV steps (Note 9)	0.8		2.3	V		
F_{SW}	Switching Frequency		2.7	3	3.3	MHz		
RONHS	P-Channel MOSFET ON Resistance	From PVIN1 to SW1 pins, Pvin1 = $3.6 V$	$\overline{}$	185	\equiv	$m\Omega$		
R_{ONLS}	N-Channel MOSFET ON Resistance	From SW1 to PGND1 pins, Pvin1 = $3.6 V$		335		$m\Omega$		
I_{PK}	Peak Inductor Current	Open loop 2.5 V ≤ PV_{IN} ≤ 5.5 V	1.0	1.35	1.7	A		
	Load Regulation	I _{OUT} from 300 mA to I _{OUTMAX}	$\overline{}$	-0.5	\equiv	%A		
	Line Regulation	$I_{OUT} = 100$ mA 2.5 $V \le V_{IN} \le 5.5 V$		Ω	\equiv	$%$ /V		
D	Maximum Duty Cycle		\overline{a}	100	\overline{a}	%		
tstart	Soft-Start Time	From HWEN to 90% of Output Volt- age (Note 10)	$\overline{}$	128		μs		
R _{DISDCDC}	DCDC Active Output Discharge		$\overline{}$	7.0	$\overline{}$	Ω		

LDO1, LDO2, LDO3

[7](#page-7-0). Devices that use non−standard supply voltages which do not conform to the intent I2C bus system levels must relate their input levels to the V_{DD} voltage to which the pull−up resistors R_P are connected.
[8](#page-7-0). Refer to the Application Information section of this data sheet for more details.

[9](#page-7-0). Guaranteed by design and characterized.

Table [4.](#page-4-0) ELECTRICAL CHARACTERISTICS Min & Max Limits apply for T_J up to +125°C unless otherwise specified. PVIN = V_{IN1} $=$ V_{IN2} $=$ 3.6 V (Unless otherwise noted). DCDC Output Voltage $=$ 1.2V, LDO1, 2 & 4= 2.8 V, LDO 3 & 5 = 1.8 V, Typical values are referenced to $T_J = +25^{\circ}C$ and default configuration (Note [9](#page-7-0)).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
LDO1, LDO2, LDO3						
t _{START1}	Soft-Start Time	From HWEN to 90% of Output Voltage (Note 10)	$\overline{}$	128		μS
$\Delta V_{\text{OUT1,2,3}}$	Output Voltage Accuracy DC	$I_{OUT1,2, 3} = 200$ mA	-2	V_{NOM}	$+2$	$\%$
	Load Regulation	$I_{\text{OUT1,2, 3}} = 0 \text{ mA}$ to 200 mA	\overline{a}	0.4	$\overline{}$	%
	Line Regulation	V_{IN1} = (Vout + Drop) to 5.5 V $V_{\text{OUT1.2}} = 2.8 \text{ V}, V_{\text{OUT3}} = 1.8 \text{ V}$ $I_{\text{OUT1,2,3}} = 200 \text{ mA}$	$\overline{}$	0.3	—	%
V _{DROP}	Dropout Voltage	$I_{\text{OUT1,2,3}} = 200 \text{ mA}$ $V_{\text{OUT}} = 3.3 \text{ V} - 2\%$		135		mV
		$I_{\text{OUT1,2,3}} = 200 \text{ mA}$ $V_{\text{OUT}} = 2.8 \text{ V} - 2\%$	$\overline{}$	170	270	
PSRR	Ripple Rejection	$F = 1$ kHz, 100 mV peak to peak $V_{\text{OUT1,2}} = 2.8 \text{ V}, V_{\text{OUT3}} = 1.8 \text{ V}$ $I_{\text{OUT1,2,3}} = 5 \text{ mA}$	$\overline{}$	-70	-	dВ
		$F = 10$ kHz, 100 mV peak to peak $V_{\text{OUT1,2}} = 2.8 \text{ V}, V_{\text{OUT3}} = 1.8 \text{ V}$ $I_{\text{OUT1,2,3}} = 5 \text{ mA}$		-60		
Noise		10 Hz → 100 kHz, 5 mA $V_{\text{OUT1,2,3}} = 2.8 \text{ V}$	$\qquad \qquad -$	45	$\qquad \qquad -$	μ V
R _{DISLDO1,2,3}	LDO Active Output Discharge		$\overline{}$	15	$\overline{}$	Ω
LDO4 and LDO5						
V _{IN2}	LDO4 and LDO5 Input Voltage		1.7	$\qquad \qquad -$	5.5	V
I OUTMAX4	Maximum Output Current		200	$\overline{}$	$\overline{}$	mA
I OUTMAX5	Maximum Output Current		300			mA
I _{LIM4}	Output Current Limitation	(Note 9)	$\overline{}$	$\overline{}$	500	mA
LIM ₅	Output Current Limitation	(Note 9)	$\qquad \qquad -$		600	mA
I_{SC4}	Short Circuit Protection		$\overline{}$	130	\equiv	mA
I_{SC5}	Short Circuit Protection		$\overline{}$	180	-	mA
$V_{out4,5}$	LDO 4&5 Output voltage	Programmable, see table. (Note 9)	1.2	\equiv	2.85	\vee
t _{START2}	Soft-Start Time	Time from I ² C command ACK to 90% of Output Voltage.	$\qquad \qquad -$	128		μs
$\Delta\rm{V_{OUT4}}$	Output Voltage Accuracy	$IOUT4 = 200 mA$	-2	V_{NOM}	$+2$	%
ΔV_{OUT5}	Output Voltage Accuracy	$IOUT5 = 300 mA$	-2	V_{NOM}	$+2$	%
	Load Regulation	$IOUT4 = 0$ mA to 200 mA $IOUT5 = 0$ mA to 300 mA	⁻	0.4	$\qquad \qquad -$	%
	Line Regulation	V_{1N2} = (Vout + Drop) to 5.5 V $V_{OUT4} = 2.8 V, V_{OUT5} = 1.8 V$ $I_{\text{OUT4}} = 200 \text{ mA}$, $I_{\text{OUT5}} = 300 \text{ mA}$	$\overline{}$	0.3	$\overline{}$	$\%$

[7](#page-7-0). Devices that use non−standard supply voltages which do not conform to the intent I2C bus system levels must relate their input levels to the V_{DD} voltage to which the pull−up resistors R_P are connected.

[8](#page-7-0). Refer to the Application Information section of this data sheet for more details.

[9](#page-7-0). Guaranteed by design and characterized.

Table [4.](#page-4-0) ELECTRICAL CHARACTERISTICS Min & Max Limits apply for T_J up to +125°C unless otherwise specified. PVIN = V_{IN1} $=$ V_{IN2} = 3.6 V (Unless otherwise noted). DCDC Output Voltage = 1.2V, LDO1, 2 & 4= 2.8 V, LDO 3 & 5 = 1.8 V, Typical values are referenced to $T_J = +25^{\circ}C$ and default configuration (Note [9](#page-7-0)).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
LDO4 and LDO5							
V _{DROP}	Dropout Voltage	$I_{OUT4} = 200$ mA $V_{\text{OUT4}} = 2.8 \text{ V} - 2\%$	$\overline{}$	170	270	mV	
		$I_{\text{OUT5}} = 300 \text{ mA}$ $V_{OUT5} = 2.8 V - 2\%$	$\overline{}$	120	220		
		$I_{\text{OUT5}} = 300 \text{ mA}$ V_{OUT5} = 1.8 V – 2%		250			
PSRR	Ripple Rejection	$F = 1$ kHz, 100 mV peak to peak $I_{\text{OUT4=}}$ 5 mA, $I_{\text{OUT5=}}$ 5 mA	\overline{a}	-70	\equiv	dB	
		$F = 10$ kHz, 100 mV peak to peak $I_{\text{OUT4,5=}} 5 \text{ mA}$	$\overline{}$	-60	$\overline{}$		
Noise		10 Hz \rightarrow 100 kHz, 5 mA $V_{OUT4,5} = 2.8 V$	$\overline{}$	45	$\overline{}$	μV	
R _{DISLDO4,5}	LDO 4&5 Active Output Discharge		$\overline{}$	15	$\overline{}$	Ω	
FLASH LED DRIVER							
V_{IN}	Input Voltage	Pass through mode Boost mode	2.8 2.8		5.5 4.5	\vee	
UVLO _L	UVLO low threshold	I ² C programmable with 150 mV steps (Note 9)	2.75		3.2	\vee	
UVLO_H	UVLO high threshold	I ² C programmable with 150 mV steps (Note 9)	2.9		3.35	\vee	
UVLO _{acc}	UVLO threshold accuracy		-50		50	mV	
V_{BST}	Boost output voltage	(Note 9)	3.0		5.0	V	
$V_{\text{BST}} - V_{\text{FL}}$	Driver headroom				350	mV	
I _{FL}	Flash Current	I ² C programmable with 100 mA steps (Note 9)	100		1600	mA	
FLLOW	Reduced Current	I ² C programmable with 100 mA steps (Note 9)	100		1600	mA	
ITORCH	Torch Current	I ² C programmable with 33 mA steps (Note 9)	33		533	mA	
IFLACC	Flash Current Accuracy	$I_{FL} = 300 \text{ mA}$			8	$\%$	
TORCHACC	Torch Current Accuracy	$I_{TORCH} = 100$ mA			10	%	
	Flash Current Slope	Ramp up or down		100/16		mA/µs	
	Torch Current Slope	Ramp up or down		33/16		mA/µs	
	PA Burst Blanking Speed	From flash to reduced setting		10		μ s	
F_{SW}	Boost Switching Frequency		1.8	$\overline{2}$	2.2	MHz	
R_{ON_H}	High-Side MOSFET ON Resistance			70		$m\Omega$	
R_{ON_L}	Low-Side MOSFET ON Resistance			60		$m\Omega$	
ILIM-BOOST		I ² C programmable with 600 mA steps (Note 9)	1.8		3.6	A	
I _{CCFL}	Short Circuit Detect Threshold			1.2		V	

[7](#page-7-0). Devices that use non−standard supply voltages which do not conform to the intent I2C bus system levels must relate their input levels to

the V_{DD} voltage to which the pull−up resistors R_P are connected.
[8](#page-7-0). Refer to the Application Information section of this data sheet for more details.

[9](#page-7-0). Guaranteed by design and characterized.

Table [4.](#page-4-0) ELECTRICAL CHARACTERISTICS Min & Max Limits apply for T_J up to +125°C unless otherwise specified. PVIN = V_{IN1} $=$ V_{IN2} = 3.6 V (Unless otherwise noted). DCDC Output Voltage = 1.2V, LDO1, 2 & 4= 2.8 V, LDO 3 & 5 = 1.8 V, Typical values are referenced to $T_J = +25^{\circ}C$ and default configuration (Note 9).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
HWEN, FLSEL, FLEN							
V _{IH}	High level input Voltage Threshold		1.1	-	-	V	
V_{IL}	Low level Voltage Threshold				0.4	V	
I_{PD}	Logic Pins Pull-down (input bias current)			0.1	1	μA	
12C							
V_{I2C}	Voltage at SCL and SDA line		1.7	-	5.0	V	
V _{I2CIL}	SCL, SDA low input voltage	SCL, SDA pin (Note 7)			0.5	V	
V _{I2CIH}	SCL, SDA high input voltage	SCL, SDA pin (Note 7)	0.8xV _{12C}		-	V	
V _{I2COL}	SCL, SDA low output voltage	$I_{SINK} = 3 mA$	$\qquad \qquad$	-	0.4	V	
F_{SCL}	$I2C$ clock frequency			-	3.4	MHz	
TOTAL DEVICE							
V _{UVLO}	Under Voltage Lockout	V_{IN} rising	$\qquad \qquad$	-	2.5	V	
VUVLOH	Under Voltage Lockout Hysteresis	V_{IN} falling	60	-	200	mV	
T_{SD}	Thermal Shut Down Protection		$\overline{}$	150	-	$^{\circ}$ C	

T_{SDH} Thermal Shut Down Hysteresis − 15 − 15 − 15 °C 7. Devices that use non–standard supply voltages which do not conform to the intent I²C bus system levels must relate their input levels to the V_{DD} voltage to which the pull−up resistors R_P are connected.

T_{WARNING} | Warning Rising Edge **− 135** − 135 **−** 135 °C

8. Refer to the Application Information section of this data sheet for more details.

9. Guaranteed by design and characterized.

mode) VOUT = 1.2 V

TYPICAL CHARACTERISTICS

mode) VOUT = 0.8 V

TYPICAL CHARACTERISTICS

TYPICAL CHARACTERISTICS

 $& 3 (I_{OUT} = 200 \text{ mA})$

VDROP (mV)

VDROP (mV)

Figure 12. Dropout Voltage vs. V_{OUT}, LDO4 & 5 (IOUT = 200 mA for LDO4 and 300 mA for LDO5)

Figure 13. LDOx PSRR (VIN = 3.6 V − VOUT − 1.8 V − IOUT = 5 mA)

Detailed Description

The NCP6951B is optimized to supply the different sub systems of battery powered portable applications. The IC can be supplied directly from the latest technology single cell batteries such as Lithium−Polymer as well as from triple alkaline cells. Alternatively, the IC can be supplied from a pre−regulated supply rail in case of multi−cell or mains powered applications.

The output voltage range, current capabilities and performance of the switched mode DCDC converter are well suited to supply the different peripherals in the system as well as to supply processor cores. To reduce overall power consumption of the application, Dynamic Voltage Scaling (DVS) is supported on the DCDC converter. For PWM operation, the converter runs on a local 3 MHz clock. A low power PFM mode is provided that ensures that even at low loads high efficiency can be obtained. All the switching components are integrated including the compensation networks and synchronous rectifier. Small sized 1 µH inductor and 10 µF bypass capacitor are required for typical applications.

The general purpose low dropout regulators can be used to supply the lower power rails in the application. To improve on overall application standby current, the bias current of these regulators are made very low. The regulators have two separated input supply pin to be able to connect them independently to either the system supply voltage or to the output of the DCDC converter in the application. The regulators are bypassed with a small size 1.0μ F capacitor.

The IC is controlled through the $I²C$ interface that allows to program amongst others the output voltages of the different supply rails as well as to configure its behavior. In addition to this bus, a digital hardware enable control pin (HWEN) is provided.

Under Voltage Lockout

The core does not operate for voltages below the under voltage lockout (UVLO) threshold and all internal circuitry, both analog and digital, is held in reset.

NCP6951B functionality is guaranteed down to V_{UVLO} when the battery is falling. A hysteresis is implemented to avoid erratic on / off behavior of the IC. Due to its 200 mV hysteresis, when the battery is rising, re−start is guaranteed at 2.5 V.

Thermal Shutdown

Given the output power capabilities of the on chip step down converters and low drop out regulators the thermal capabilities of the device can be exceeded. A thermal protection circuit is therefore implemented to prevent the part from damage. This protection circuit is only activated when the core is in active mode (at least one output channel is enabled). During thermal shutdown, all outputs of NCP6951B are off.

When NCP6951B returns from thermal shutdown, it can re−start in two different configurations depending on REARM[7:6] bits (\$09 register). If REARM[7:6] = 00 then NCP6951B re−starts with default register values, otherwise it re−starts with register values set prior to thermal shutdown.

In addition, a thermal warning is implemented which can inform the processor through an interrupt that NCP6951B is close to its thermal shutdown so that preventive action can be taken by software.

Active Output Discharge

By default, to prevent any disturbances on power−up sequence, output discharge is activated as soon as the input voltage is valid (upper than UVLO+ hyst).

After power up sequence and during ON state, output discharge can be independently enabled / disabled by appropriate settings in the DIS register (refer to the register definition section).

If a power down sequence, UVLO or thermal shutdown events occurs, the output discharge paths are activated until the next PUS and ON state.

When the IC is turned off when VIN1 drops down below UVLO threshold, no shut down sequence is expected, all supplies are disabled and outputs turn to high impedance.

Enabling

The HWEN pin controls the device start up. If HWEN is raised, this starts the power up sequencer (PUS). If HWEN is made low, device enters in shutdown mode and all regulators will be turned off with inverted PUS of power up.

A built−in pull−down resistor disables the device if this pin is left unconnected.

When HWEN is high, the different power rails can be independently enabled / disabled by writing the appropriate bit in the ENABLE register.

Power Up Sequence and HWEN

When enabling part with HWEN pin, the part will be set with the default configuration factory programmed in the registers, if no I2C programming has been done as described in the below table.

Table 5. DEFAULT POWER UP SEQUENCER

NOTE: Additional power sequence are available. Please contact your ON representative for further information.

Figure 16. IPUS

The initial power up sequence (IPUS) is described in Figure 16.

In order to power up the circuit, the input voltage VIN1 has to rise above the VUVLO threshold. This triggers the internal core circuitry power up including:

- Internal references
- Core circuitry "Wake Up Time"
- DCDC "Bias Time"

These delays are internals and cannot be bypassed.

As the default configuration factory is programmed with disable state for the DCDC and LDOs, an I2C access must be done at the end of the bias time to enable the supplies.

In addition a user programmable delay will also take place between end of Core circuitry turn on (Bias time) and Start up time: The *PowerSupplies_T*[2..0] bits of TIME register will set this user programmable delay with a $128 \mu s$ resolution (note: please contact your ON Semiconductor representative for additional resolution options). The output discharge of the DCDC and LDOs are done during this time slot. NOTE: During the Bias time, the $I²C$ interface is not active during the first 50 μ s. Any I²C request to the IC during this time period will result in a NACK reply.

However, I^2C registers can be read and written while HWEN pin is still low (except blanking time of $50 \mu s$ typical). By programming the appropriate registers (see registers description section), the power up sequence default can be modified and set upon requirements (please contact your ON Semiconductor representative for additional PUS options)

Figure 18. Sleep Mode PUS (SMPUS)

A third turn on sequence is also available by $I²C$. Indeed each power supply can be turn of f/on through $I²C$ register. In this case no biasing time is required except for DCDC bias time (32 µs typical).

Figure 19. ON Mode PUS (OPUS)

Shutdown by HWEN

When HWEN is tied low, all supplies are disabled with reverted turn on sequence detailed in default Power Up Sequencer table. If different turn off sequence is required, a different programming can be done by $I²C$.

Figure 20. Dynamic Voltage Scaling Effect Timing Figure 21. DVS Figure 21. DVS Figure

DCDC Converter

The converter can operate in two modes: PWM mode and PFM mode. In PWM mode the converter operates at a fixed frequency and adapts its duty cycle to regulate to the desired output voltage. The advantage of this mode is that the EMI noise is predictable. However, at lower loadings the efficiency is degraded. In PFM mode some switching pulses are skipped to control the output voltage. This allows maintaining high efficiency even at low loadings. In addition, no high frequency clock is required which provides additional current savings. The switchover point between both modes is chosen depending on the supply conditions such that highest efficiency is obtained over the entire load range.

The switch over between PWM/PFM modes can occur automatically but the switcher can be set in auto switching mode PFM / PWM by $I²C$ programming.

A soft start is provided to limit inrush currents when enabling the converters. The soft start consists of ramping gradually the reference to the switcher.

Additional current limitation is provided by a peak current limiter that monitors and limits the current through the inductor.

DCDC converter output voltage can be set by $I²C$

MODEDCDC bit is used to program switcher mode control.

Table 6. MODEDCDC BIT DESCRIPTION

Dynamic Voltage Scaling (DVS)

Step down converters support dynamic voltage scaling (DVS). This means the output voltage can be reprogrammed based upon $I²C$ commands to provide the different voltages required by the processor. The change between set points is managed in a smooth manner without disturbing the operation of the processor.

When programming a higher voltage, the reference of the switcher and therefore the output is raised in $50 \text{ mV} / 2.67 \text{ }\mu\text{s}$ (default) steps such that the dV/dt is controlled. When programming a lower voltage the output voltage will decrease based on the output capacitor value and the load. The DVS system makes sure that the voltage ramp down will not exceed the steps settings.

Programmability

DCDC converter has two different output voltages programmed by default in the DCDC_V1 and V2 bank. The DCDC output voltage can be changed from V1 to V2 with the DCDC_V2/V1 bit in \$08 register.

Table 7. DCDC_V2/1 BIT DESCRIPTION

The two DVS bits in register TIME determine ramp up time per each voltage step.

Table 8. DVS BIT DESCRIPTION

DCDC Step Down Converter and LDOs End of Turn On Sequence

To indicate the end of the power up sequence, a power good sense bit is available at the \$0A address. (SEN_PG). Sense bit is set to 0 during power up sequence and 16 x digital clock (128's by default). The Power good sense bit is released to 1 after this sequence and trig ACK_PG interrupt. The interrupt is reset by a read or HWEN.

Figure 22. Power Good Behavior

Interrupt

The interrupt controller continuously monitors internal interrupt sources, generating an interrupt signal when a system status change is detected (dual edge monitoring). The interrupt sources include:

Individual bits generating interrupts will be set to 1 in the INT_ACK register $(I^2C$ read only register), indicating the interrupt source. INT_ACK register is reset by an $I²C$ read. INT_SEN registers (read only registers) are real time indicators of interrupt sources.

Force Register Reset

The $I²C$ registers are reset when the part is in Off Mode:

- Vin<UVLO or
- I²C and HWEN not present or
- Restart from TSD event (REARM_TSD[7:6]=00, register \$09)

Flash LED Driver

NCP6951B includes an adaptive boost converter with an high side current source allowing the use of a thermally grounded flash LED.

Flash LED driver has two mains operating modes: flash mode and torch mode which is controlled thru the $I²C$ interface and the FLEN and FLSEL pins.

Adaptive Boost − Bypass Converter

NCP6951B includes an adaptive boost−bypass converter to optimize the efficiency of the flash LED driver. The boost−bypass converter monitors the flash LED voltage and the battery voltage.

When V_{BST} < V_{FL} + 250 mV, the adaptive boost–bypass converter operates in boost mode and regulates $V_{\text{BST}} = V_{\text{FL}}$ $+ 275$ mV.

When $V_{BAT} \geq V_{FL} + 540$ mV, the adaptive boost–bypass converter operates in bypass mode and $V_{\text{BST}} = V_{\text{BAT}}$.

Boost Mode

The adaptive boost−bypass converter implements an architecture allowing the device to operate in Continuous Conduction Mode (CCM) and Discontinuous Conduction Mode (DCM).

The adaptive boost−bypass converter operates in DCM in order to save power and improve efficiency at low loads by reducing the switching frequency. When current in the inductor becomes continuous, the controller automatically turns to CCM mode and goes back in DCM when current in the inductor is discontinuous.

Bypass Mode

The adaptive boost−bypass converter has been designed to manage conditions for which V_{BAT} becomes close to V_{FL} + 275 mV. In that case the adaptive boost−bypass converter enters automatically in bypass mode from boost mode. The V_{BST} voltage is the copy of the input voltage minus a dropout voltage resulting from the resistance of the internal P−MOSFET plus the inductor.

Timeout Description

NCP6951B includes 2 timers which help to prevent any damage to the part due to too high flash duration or too close consecutive flash.

The 3 bits SAFETY_TIMER[2:0] set a maximum flash duration from 32 ms to 1024 ms.

The 4 bits INHIBIT_TIMER[3:0] register set a minimum off time duration after the flash from 0 to 7680 ms.

When FLEN is going high, SAFETY_TIMER is started and the flash current source is turn off if FLEN pin is not pulling down before the end of the timer. The timer is reset when FLEN is going low.

After a flash pulse, the flash current source can remain disabled for a guaranteed off period and as such will ignore the state of the FLEN pin.

Figure 23. Battery Voltage Adaptive Mode Behavior

PA Burst Blanking

When the flash is enabled and the FLSEL pin being pulled high, the reduced flash LED current is selected. Normally the reduced LED current level is programmed much lower than the flash LED current so that FLSEL high selects the reduced level. A dedicated bit is available to invert the polarity of the FLSEL pin.

During PA burst blanking, the transition to the lower current is instantaneity. The transition to the higher current follow the ramp time set in the FLASH_SETTING register.

Figure 24. Battery Voltage Adaptive Mode Behavior

Low Battery Protection and Die Temperature Management in Flash Mode

The battery voltage is permanently monitored. 2 different behaviors can be set with the battery voltage mode bit.

Low Battery Voltage Adaptive mode:

2 thresholds can be programmed thru $I²C$ to reduce the flash current in case the battery voltage is too low.

When Vin goes below UVLO_High, the NCP6951B try to recover by decreasing the current down to I reduced, and then increase it up to the I_{FL} FAULT – 1.

Figure 25. Battery Voltage Adaptive Mode Behavior

When Vin goes below UVLO low, flash current is stopped.

Low Battery Voltage Reduce mode:

2 thresholds can be programmed thru $I²C$ to reduce the flash current in case the battery voltage is too low.

When Vin goes below UVLO_High, I flash is decreased down to I reduced.

When Vin goes below UVLO low, flash current is stopped.

Figure 26. Battery Voltage Reduce Mode Behavior

The die temperature is also permanently monitored. And 2 different behaviors can also be set with the die temp mode bit.

Die Temperature Management Adaptative mode:

Figure 27. Die Temperature Adaptative Mode Behavior

Die Temperature Management Reduce mode:

Figure 28. Die Temperature Reduce Mode Behavior

The following state machine describe the behavior of the part with the combination of the 4 monitoring modes:

Figure 29. State Machine Battery Voltage and Die Temperature Adaptative Mode

Figure 30. State Machine Battery Voltage Adaptative Mode and Die Temperature Reduce Mode

Figure 31. State Machine Battery Voltage Reduce Mode and Die Temperature Adaptative Mode

Figure 32. State Machine Battery Voltage Mode and Die Temperature Reduce Mode

Low Battery Protection in Torch Mode

In case of torch mode, when UVLO L threshold is reached, the torch current is set to 0 mA and the UVLO flag is set. NCP6951B recovers its torch current when Vin reach UVLO_H if the TORCH_RETRY bit is set.

Figure 33. Battery Voltage Reduce Mode Behavior

Anti Red−eye Function

NCP6951B includes an anti red−eye function. Pre−flash level and number of pre−flash pulses can be set thru the

RED_EYE register. The user has only to send the sequence with the FLEN pin. A time out can be activated (2 s) in case a FL_EN pulse is not sent after the first pulse to reset the function.

Figure 34. Anti Red−eye Behavior

I 2C Compatible Interface

NCP6951B can support a subset of I2C protocol, below are detailed introduction for I^2C programming.

I 2C Communication Description

ON Semiconductor communication protocol is a subset of I²C protocol.

The first byte transmitted is the Chip address (with LSB bit sets to 1 for a read operation, or sets to 0 for a Write operation). Then the following data will be:

- In case of a Write operation, the register address (@REG) we want to write in followed by the data we will write in the chip. The writing process is incremental. So the first data will be written in @REG, the second one in $@REG + 1...$ The data are optional.
- In case of read operation, the NCP6951B will output the data out from the last register that has been accessed by the last write operation. Like writing process, reading process is an incremental process.

Read Out from Part

The Master will first make a "Pseudo Write" transaction with no data to set the internal address register. Then, a stop then start or a Repeated Start will initiate the read transaction from the register address the initial write transaction has set:

The first WRITE sequence will set the internal pointer on the register we want access to. Then the read transaction will start at the address the write transaction has initiated.

Transaction with Real Write then Read

Write in Part

Write operation will be achieved by only one transaction. After chip address, the MCU first data will be the internal register we want access to, then following data will be the data we want to write in Reg, Reg + 1, Reg + 2,..., Reg + n.

Write n Registers:

I 2C Address

NCP6951B has fixed I²C but different I²C address (by default \$10, 7 bit address, see below table A7~A1), NCP6951B supports 7−bit address only.

Table 10. NCP6951B I2C ADDRESS

Different default address is available upon request

Register Map

Following register map describes I²C registers.

Registers can be:

Table 11. REGISTERS SUMMARY

Details of the registers are in the following section.

Registers Description

Table 12. GENERAL_SETTINGS REGISTER

Table 13. BIT DESCRIPTION OF GENERAL_SETTINGS REGISTER

Table 14. LDO1_SETTINGS REGISTER

Table 15. BIT DESCRIPTION OF LDO1_SETTINGS REGISTER

NOTE: 64 μ s, 128 μ s, 1ms, 2 ms OTP options (128 μ s default value)

Table 16. LDO2_SETTINGS REGISTER

Table 17. BIT DESCRIPTION OF LDO2_SETTINGS REGISTER

Table 18. LDO3_SETTINGS REGISTER

Table 19. BIT DESCRIPTION OF LDO3_SETTINGS REGISTER

Table 20. LDO1_V[4:0], LDO2_V[4:0], LDO3_V[4:0] SETTING TABLE

Table 21. LDO4_SETTINGS REGISTER

Table 22. BIT DESCRIPTION OF LDO4_SETTINGS REGISTER

Table 23. LDO5_SETTINGS REGISTER

Table 24. BIT DESCRIPTION OF LDO5_SETTINGS REGISTER

Table 25. LDO4_V[4:0], LDO5_V[4:0] SETTING TABLE

Table 26. DCDC_SETTINGS1 REGISTER

Table 27. BIT DESCRIPTION OF DCDC_SETTINGS1 REGISTER

Table 28. DCDC_SETTINGS2 REGISTER

Table 29. BIT DESCRIPTION OF DCDC_SETTINGS2 REGISTER

Table 30. DCDC_Vx[4:0] SETTING TABLE

*Default value: V1

Table 31. ENABLE REGISTER

Table 32. BIT DESCRIPTION OF ENABLE REGISTER

Table 33. PULLDOWN REGISTER

Table 34. BIT DESCRIPTION OF PULLDOWN REGISTER

Table 35. STATUS REGISTER

Table 36. BIT DESCRIPTION OF STATUS REGISTER

Table 37. INTERRUPT_ACK REGISTER

Table 38. BIT DESCRIPTION OF INTERRUPT_ACK REGISTER

NOTE: SEN_PUS rising edge appears (16) x 128 µs (default) after HWEN rising edge.

Table 39. FLASH_SETTING REGISTER

Table 40. BIT DESCRIPTION OF FLASH_SETTING REGISTER

Table 41. BIT DESCRIPTION OF FLASH_CURRENT[4:0]

Table 42. BIT DESCRIPTION OF FLASH_TR[1:0]

Table 43. REDUCED_CURRENT REGISTER

Table 44. BIT DESCRIPTION OF REDUCED_CURRENT REGISTER

Table 45. BIT DESCRIPTION OF REDUCED_CURRENT[3:0]

Table 46. TORCH_CURRENT REGISTER

Table 47. BIT DESCRIPTION OF TORCH_CURRENT REGISTER

Table 48. BIT DESCRIPTION OF TORCH_TR[1:0]

Table 49. BIT DESCRIPTION OF TORCH_CURRENT[3:0]

Table 50. PROTECTION REGISTER

Table 51. BIT DESCRIPTION OF PROTECTION REGISTER

Table 52. BIT DESCRIPTION OF UVLO_LOW[1:0]

Table 55. FLASH_TIMER REGISTER

Name: SAFETY_TIMER Address: \$10 Type: RW Default: \$13 **D7 D6 D5 D4 D3 D2 D1 D0** Spare = 0 | INHIBIT_TIMER[3:0] SAFETY_TIMER[2:0]

Table 56. BIT DESCRIPTION OF FLASH_TIMER REGISTER

Table 57. BIT DESCRIPTION OF SAFETY_TIMER[4:0]

Table 53. BIT DESCRIPTION OF UVLO_HIGH[1:0]

Table 54. BIT DESCRIPTION OF ILIM_CURRENT[1:0]

Table 58. BIT DESCRIPTION OF INHIBIT_TIMER[4:0]

Table 59. RED_EYE REGISTER

Table 60. BIT DESCRIPTION OF RED_EYE REGISTER

Table 61. BIT DESCRIPTION OF PRE_FLASH_COUNT[1:0]

Table 62. BIT DESCRIPTION OF PRE_FLASH_CURRENT[3:0]

Table 63. FLASH_CONFIGURATION REGISTER

Table 64. BIT DESCRIPTION OF FLASH_CONFIGURATION REGISTER

Table 65. FLASH_ENABLE REGISTER

Table 66. BIT DESCRIPTION OF FLASH_ENABLE REGISTER

Table 67. FLASH_STATUS REGISTER

Table 68. BIT DESCRIPTION OF FLASH_STATUS REGISTER

Application Information

Figure 39. Typical Application Schematic

Inductor Selection

NCP6951B DCDC converters typically use 1 µH inductor. Use of different values can be considered to optimize operation in specific conditions. The inductor parameters directly related to device performances are saturation current, DC resistance and inductance value. The inductor ripple current $(\Delta I L)$ decreases with higher inductance.

$$
\Delta I_{L} = V_{O} \times \frac{1 - \frac{V_{O}}{V_{IN}}}{L \times F_{SW}}
$$
 (eq. 1)

$$
I_{LMAX} = I_{OMAX} + \frac{\Delta I_L}{2}
$$
 (eq. 2)

With:

- Fsw = Switching Frequency (Typical 3 MHz)
- $L = Inductor value$
- ΔI_L = Peak–To–Peak inductor ripple current
- \bullet I_{LMAX} = Maximum Inductor Current

To achieve better efficiency, ultra low DC resistance inductor should be selected.

The saturation current of the inductor should be higher than the I_{LMAX} calculated with the above equations.

Table 69. INDUCTOR L = 1.0 μH

Output Capacitor Selection for DC to DC converters

Selecting the proper output capacitor is based on the desired output ripple voltage. NCP6951B DCDC converters typically use 10 µF output capacitor. Ceramic capacitors with low ESR values will have the lowest output ripple voltage and are strongly recommended. The output capacitor requires either an X7R or X5R dielectric.

The output ripple voltage in PWM mode can be estimated by:

$$
\Delta V_{\text{O}} = V_{\text{O}} \times \frac{1 - \frac{V_{\text{O}}}{V_{\text{IN}}}}{L \times F_{\text{SW}}} \times \left(\frac{1}{2 \times \pi \times C_{\text{O}} \times f} + \text{ESR}\right)
$$
 (eq. 3)

Table 70. RECOMMENDED OUTPUT CAPACITOR FOR DC TO DC CONVERTERS

Input Capacitor Selection for DC to DC Converters

In PWM operating mode, the input current is pulsating with large switching noise. Using an input bypass capacitor can reduce the peak current transients drawn from the input supply source, thereby reducing switching noise significantly.

The maximum RMS current occurs at 50% duty cycle with maximum output current, which is 1/2 of maximum output current. A low profile ceramic capacitor of $4.7 \mu F$ should be used for most of the cases. For effective bypass results, the input capacitor should be placed as close as possible to PVIN1 and PVIN2 pins.

Output Capacitor for LDOs

For stability reason, a typical 1μ F ceramic output capacitor is suitable for LDOs. The LDO output capacitor should be placed as close as possible to the NCP6951B output pin.

Input Capacitor for LDOs

NCP6951B LDOs do not require specific input capacitors. However, a typical 1μ F ceramic capacitor placed close to LDOs' input is helpful for load transient.

Power input of LDO can be connected to main power supply. However, for optimum efficiency and lower NCP6951B thermal dissipation, the lowest voltage available in the system is preferred. Input voltage of each LDO should always be higher than $V_{\text{OUT}} + V_{\text{LDODROP}}$ (V_{DROP}, LDO dropout voltage at maximum current).

Capacitor DC Bias Characteristics

Real capacitance of ceramic capacitor changes versus DC voltage. Special care should be taken to DC bias effect in order to make sure that the real capacitor value is always higher than the minimum allowable capacitor value specified.

PCB Layout Recommendation

The high speed operation of the NCP6951B demands careful attention to board layout and component placement. To prevent electromagnetic interference (EMI) problems and reduce voltage ripple of the device, any high current copper trace which see high frequency switching should be optimized. Therefore, use short and wide traces for power current paths and for power ground tracks, power plane and ground plane are recommended if possible.

Both the inductor and input/output capacitor of each DC to DC converters are in the high frequency switching path where current flow may be discontinuous. These components should be placed as close to NCP6951B as possible to reduce parasitic inductance connection. Also it is important to minimize the area of the switching nodes and use the ground plane under them to minimize cross−talk to sensitive signals and ICs. It's suggested to keep as complete of a ground plane under NCP6951B as possible.

PGND and AGND pin connection must be connected to the ground plane. Care should be taken to avoid noise interference between PGND and AGND.

It is always good practice to keep the sensitive tracks such as feedback connection (FB1 / FB2) away from switching signal connections (SW1 / SW2) by laying the tracks on the other side or inner layers of PCB.

Figure 40. Recommended PCB Components Placement

Thermal Considerations

Careful attention must be paid to the power dissipation of the NCP6951B. The power dissipation is a function of efficiency and output power. Hence, increasing the output power requires better components selection. Care should be

taken of LDO V_{DROP} , the larger it is, the higher dissipation it will bring to NCP6951B. Keep a large copper plane under and close to NCP6951B is helpful for thermal dissipation.

Table 72. ORDERING INFORMATIONS

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

WLCSP24, 2.57x1.65 CASE 567JA ISSUE C

e/2

4

5 6

BOTTOM VIEW

1 2 3

B A

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the UN are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.
SCILLC owns the rights to a number of patents, tra at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation
or guarantee regarding the suitability of its specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets
and/or specification can and do var or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or
unauthorized application, Buyer shall indemnify a expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:**

Phone: 421 33 790 2910 **Japan Customer Focus Center** Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

^{24X}
∅ 0.25

PACKAGE OUTLINE

DIMENSIONS: MILLIMETERS

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative