# IH5009-IH5024 High Reliability Virtual Ground Analog Switch

## **GENERAL DESCRIPTION**

The IH5009 series of analog switches were designed to fill the need for an easy-to-use, inexpensive switch for both industrial and military applications. Although low cost is a primary design objective, performance and versatility have not been sacrificed.


Each package contains up to four channels of analog gating and is designed to eliminate the need for an external driver. The odd numbered devices are designed to be driven directly from TTL open collector logic (15 volts) while the even numbered devices are driven directly from low level TTL logic (5 volts). Each channel simulates a SPDT switch. SPST switch action is obtained by leaving the diode cathode unconnected; for SPDT action, the cathode should be grounded (0V). The parts are intended for high performance multiplexing and commutating usage. A logic "0" turns the channel ON and a logic "1" turns the channel OFF.

#### ORDERING INFORMATION

Basic Part Number	Channels	Logic Level	Packages	
IH5009	4	+ 15	JD,DD	
IH5010	4	+5	JD,DD	
IH5011	4	+ 15	JE,DE	
IH5012	4	+5	JE,DE	
IH5013	3	+ 15	JD,DD	
IH5014	3	+5	JD,DD	
IH5015	3	+15	JE,DE	
IH5016	3	+5	JE,DE	
IH5017	2	+ 15	JD,DD	
IH5018	2	+5	JD,DD	
IH5019	2	+ 15	JE,DE	
IH5020	2	+5	JE,DE	
IH5021	1	+ 15	JD,DD	
IH5022	1 +5		JD,DD	
IH5023	1	1 +15 JE,D		
IH5024	1 +5 JE,		JE,DE	

#### **FEATURES**


- Switches Analog Signals Up to 20 Volts Peak-to-Peak
- Each Channel Complete Interfaces With Most Integrated Logic
- Switching Speeds Less Than 0.5μs
- ID(OFF) Less Than 500pA Typical at 70°C
- Effective  $r_{ds(ON)}$   $5\Omega$  to  $50\Omega$




## **ABSOLUTE MAXIMUM RATINGS**

NOTE: Dissipation rating assumes device is mounted with all leads welded or soldered to printed circuit board in ambient temperature below 75°C. For higher temperature, derate at rate of 5m/W°C.

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





# ELECTRICAL CHARACTERISTICS (per channel)

Symbol (Note 1)		Type (Note 4)	TEST	Specification Limit				
			TEST Conditions	-55°C (M) Min/Max	25°C		+ 125°C (M)	Units
			(Note 2)		Тур	Min/Max	Min/Max	
I <sub>IN(ON)</sub>	Input Current-ON	ALL	V <sub>IN</sub> =0V, I <sub>D</sub> =2mA		0.01	±0.5	100	μΑ
IN(OFF)	Input Current-OFF	5V Logic Ckts	$V_{IN} = +4.5V, V_A = \pm 10V$		0.04	±0.5	20	nΑ
IN(OFF)	Input Current-OFF	15V Logic Ckts	$V_{IN} = +11V, V_A = \pm 10V$		0.04	±0.5	20	nA
V <sub>IN(ON)</sub>	Channel Control Voltage-ON	5V Logic Ckts	See Figure 7, Note 3	0.5		0.5	0.5	V
V <sub>IN(ON)</sub>	Channel Control Voltage-ON	15V Logic Ckts	See Figure 8, Note 3	1.5		1.5	1.5	٧
V <sub>IN(OFF)</sub>	Channel Control Voltage-OFF	5V Logic Ckts	See Figure 6, Note 3			4.5	4.5	٧
V <sub>IN(OFF)</sub>	Channel Control Voltage-OFF	15V Logic Ckts	See Figure 8, Note 3			11.0	11.0	٧
I <sub>D(OFF)</sub>	Leakage Current-OFF	5V Logic Ckts	$V_{1N} = +4.5V$ , $V_A = \pm 10V$	-	0.02	±0.5	20	nΑ
D(OFF)	Leakage Current-OFF	15V Logic Ckts	$V_{IN} = +11V, V_A = \pm 10V$		0.02	±0.5	20	nA
I <sub>D(ON)</sub>	Leakage Current-ON	5V Logic Ckts	V <sub>IN</sub> =0V, I <sub>S</sub> =1mA		0.50	±1.0	1000	nA
I <sub>D(ON)</sub>	Leakage Current-ON	15V Logic Ckts	V <sub>IN</sub> =0V, I <sub>S</sub> =1mA		0.10	±0.5	500	nΑ
I <sub>D(ON)</sub>	Leakage Current-ON	5V Logic Ckts	V <sub>IN</sub> =0V, I <sub>S</sub> =2mA			1.0	10	μΑ
I <sub>D(ON)</sub>	Leakage Current-ON	15V Logic Ckts	V <sub>IN</sub> =0V, I <sub>S</sub> =2mA			2.0	100	μА
rds(ON)	Drain-Source ON-Resistance	5V Logic Ckts	I <sub>D</sub> =2mA, V <sub>IN</sub> =0.5V	150	90	150	385	Ω
r <sub>DS(ON)</sub>	Drain-Source ON-Resistance	15V Logic Ckts	I <sub>D</sub> =2mA, V <sub>IN</sub> =1.5V	100	80	100	250	Ω
t <sub>(on)</sub>	Turn-ON Time	All	See Figures 5 & 6		150	500		ns
t <sub>(off)</sub>	Turn-OFF Time	All	See Figures 5 & 6		300	500		ns
СТ	Cross Talk	All	f= 100Hz		120			dB


NOTES: 1. (OFF) and (ON) subscript notation refers to the conduction state of the FET switch for the given test.


<sup>2.</sup> Refer to Figure 2 for definition of terms.


Vinyon) and Vinyoff; are test conditions guaranteed by the tests of r<sub>DS(ON)</sub> and l<sub>D(OFF)</sub> respectively.
 "5V Logic CKTS" applies to even-numbered devices. "15V Logic CKTS" applies to odd-numbered devices.

# iH5009-IH5024


# TYPICAL PERFORMANCE CHARACTERISTICS (per channel)









R<sub>DS(ON)</sub> vs. TEMPERATURE (NORMALIZED TO 25°C





#### **CROSSTALK MEASUREMENT CIRCUIT**



0158-22

## **DETAILED DESCRIPTION**


The signals seen at the drain of a junction FET type analog switch can be arbitrarily divided into two categories; those which are less than  $\pm 200$ mV, and those which are greater than  $\pm 200$ mV. The former category includes all those circuits where switching is performed at the virtual ground point of an op-amp, and it is primarily towards these applications that the IH5009 family of circuits is directed.

By limiting the analog signal at the switching point to  $\pm 200$  mV, no external driver is required and the need for additional power supplies is eliminated.

Devices are available with both common drains and with uncommitted drains.


Those devices which feature common drains have another FET in addition to the channel switches. This FET, which has gate and source connected such that  $V_{\rm QS}\!=\!0$ , is intended to compensate for the on-resistance of the switch. When placed in series with the feedback resistor (Figure 3) the gain is given by:

$$GAIN = \frac{10k\Omega + r_{DS(ON)}(compensator)}{10k\Omega + r_{DS(switch)}}$$



Clearly, the gain error caused by the switch is dependent on the match between the FETs rather than the absolute value of the FET on-resistance. For the standard product, all the FETs in a given package are guaranteed to match within  $50\Omega$ . Selections down to  $5\Omega$  are available however. Contact factory for details. Since the absolute value of rDS(ON) is guaranteed only to be less than  $100\Omega$  or  $150\Omega$ , a substantial improvement in gain accuracy can be obtained by using the compensating FET.

## **DEFINITION OF TERMS**





## **NOISE IMMUNITY**

The advantage of SPDT switching is high noise immunity when the series elements is OFF. For example, if a  $\pm\,10V$  analog input is being switched by TTL open collector logic, the series switch is OFF when the logic level is at  $+\,15$  volts. At this time, the diode conducts and holds the source at approximately  $+\,0.7$  volts with an AC impedance to ground of 25 ohms. Thus random noise superimposed on the  $+\,10$  volt analog input will not falsely trigger the FET since the noise voltage will be shunted to ground.


When switching a negative voltage, the input further increases the OFF voltage beyond pinch-off, so there is no danger of the FET turning on.


## **SWITCHING CHARACTERISTICS**







## LOGIC INTERFACE CIRCUITS





# APPLICATIONS (Note)





NOTE: Additional applications information is given in Application Bulletins A003 "Understanding and Applying the Analog Switch" and A004 "The 5009 Series of Low Cost Analog Switches".