

# **Please note that Cypress is an Infineon Technologies Company.**

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# *ADVANCE* **CYW43143**

# Single Chip IEEE 802.11 b/g/n MAC/PHY/Radio with USB/SDIO Host Interface

The CYW43143 is a single-band, single-stream, IEEE 802.11n compliant, MAC/PHY/Radio system-on-a-chip with internal 2.4 GHz Power Amplifier (PA) and integrated T/R switch. The CYW43143 supports internal RX diversity by providing two antenna ports. The device enables development of USB or SDIO 802.11n WLAN clients that can take advantage of the high throughput and extended range of Cypress second-generation solution. The CYW43143 maintains compatibility with legacy IEEE 802.11b/g devices.

State-of-the-art security is provided by industry standard support for WPA, WPA2 (802.11i), and hardware-accelerated AES encryption/decryption, coupled with TKIP, IEEE 802.1X support, and a WLAN Authentication and Privacy Infrastructure (WAPI) hardware engine.

Embedded hardware acceleration enables increased system performance and reduced host-CPU utilization in both client and access point configurations. The CYW43143 also supports Cypress widely accepted and deployed WPS to easily secure WLAN networks.

- SDIO and USB wireless client modules for digital TVs, Blu-ray Disc<sup>®</sup> players, set-top boxes, game consoles, and printers.
- $\blacksquare$  Supports the I<sup>2</sup>S digital audio interface.
- Stand-alone wireless USB dongles and multimedia streaming boxes.

### **Cypress Part Numbering Scheme**

Cypress is converting the acquired IoT part numbers from Broadcom to the Cypress part numbering scheme. Due to this conversion, there is no change in form, fit, or function as a result of offering the device with Cypress part number marking. The table provides Cypress ordering part number that matches an existing IoT part number.

#### **Table 1. Mapping Table for Part Number between Broadcom and Cypress**



#### **Features**

Supports 3.3V ±10% power supply input with high efficiency Power Management Unit (PMU).

- Programmable dynamic power management.
- Eight GPIOs with multiplexed JTAG interface.
- Complies with USB 2.0 specification and link power management.
- Supports standard SDIO v2.0 (50 MHz, 4-bit and 1-bit) and USB host interfaces.
- 20 MHz reference clock.

#### **IEEE 802.11x Key Features:**

- IEEE 802.11n compliant.
- 2.4 GHz internal PA.
- Internal T/R and RX diversity switches.
- Supports MCS 0-7 coding rates.
- Support for Short Guard Interval (SGI).
- Supports USB 2.0, standard SDIO v2.0 (50 MHz, 4-bit and 1-bit) host interfaces.
- $\blacksquare$  Supports the I<sup>2</sup>S audio interface.
- Greenfield, mixed mode, and legacy mode support.
- 802.11n MPDU/MSDU aggregation support for high throughput.
- Full IEEE 802.11b/g legacy compatibility with enhanced performance.
- Supports Cypress OneDriver<sup>™</sup> software.
- Supports drivers for Windows<sup>®</sup>, Linux<sup>®</sup>, and Android<sup>™</sup> operating systems.
- Comprehensive wireless network security support that includes WPA, WPA2, and AES encryption/decryption, coupled with TKIP, IEEE 802.1X support, and a WAPI encryption/ decryption engine.
- Single stream IEEE 802.11n support for 20 MHz and 40 MHz channels provides PHY layer rates up to 150 Mbps for typical upper-layer throughput in excess of 90 Mbps.
- Supports the IEEE 802.11n RX space-time block coding (STBC) and low-density parity check (LDPC) options for improved range and power efficiency.
- Supports an IEEE 802.15.2 external coexistence interface to optimize bandwidth utilization with other colocated wireless technologies such as GPS, WiMAX, LTE, Bluetooth, and UWB.
- Integrated ARM Cortex-M3 processor and on-chip memory for complete WLAN subsystem functionality, minimizing the need to wake up the applications processor for standard WLAN functions. This allows for further minimization of power consumption while maintaining the ability to field upgrade with future features. On-chip memory includes 448 KB SRAM and 256 KB ROM.

Cypress Semiconductor Corporation · 198 Champion Court · San Jose, CA 95134-1709 · 408-943-2600 Document Number: 002-15045 Rev. \*F Revised April 20, 2017



- USB 2.0 with Link Power Management (LPM) for low power standby application.
- SDIO out of band low power application.
- Integrated One Time Programmable (OTP) memory to save configuration settings.
- Single stream IEEE 802.11n support for 20 MHz and 40 MHz channels provides PHY layer rates up to 150 Mbps for typical upper-layer throughput in excess of 90 Mbps.
- Supports the IEEE 802.11n RX space-time block coding (STBC) and low-density parity check (LDPC) options for improved range and power efficiency.

#### **Package options:**

■ 7 mm × 7 mm, 56-pin QFN package.



### **IoT Resources**

Cypress provides a wealth of data at <http://www.cypress.com/internet-things-iot> to help you to select the right IoT device for your design, and quickly and effectively integrate the device into your design. Cypress provides customer access to a wide range of information, including technical documentation, schematic diagrams, product bill of materials, PCB layout information, and software updates. Customers can acquire technical documentation and software from the Cypress Support Community website

(http://community.cypress.com/).



### **[Contents](#page-4-0)**







### <span id="page-4-0"></span>**1. Introduction**

The Cypress CYW43143 single-chip device provides the highest level of integration for wireless systems with integrated IEEE 802.11b/g/n (MAC/PHY/radio). It provides a small form-factor solution with minimal external components to drive down the cost for mass volumes and allows for wireless media client flexibility in size, form, and function.





Employing a native 32-bit bus with a Direct Memory Access (DMA) architecture, the CYW43143 offers significant performance improvements in both transfer rates and CPU utilization. Flexible support for a variety of system bus interfaces is provided, including USB and SDIO devices.





[Figure 2](#page-5-0) shows a block diagram of the device.

<span id="page-5-0"></span>

**Figure 2. CYW43143 Functional Block Diagram** 



### <span id="page-6-0"></span>**2. Power Management and Resets**

#### <span id="page-6-1"></span>**2.1 Power Management**

The CYW43143 includes an internal Power Management Unit (PMU). The PMU takes care of powering up the chip, and also enables and disables clocks based on clock requests sent from CYW43143 internal blocks.

#### <span id="page-6-2"></span>**2.2 Power Topology**

The CYW43143 contains a high-efficiency power topology to convert input supply voltages to the supply voltages required by the device's internal blocks. A CBUCK switching regulator is used to convert the input supply to 1.35V. Internal LDOs perform a low-noise conversion from 1.35V to 1.2V. As shown in [Figure 3 on page 6,](#page-6-4) the CYW43143 supports two power supply configurations:

- A 3.3V power supply, connected to SR\_VDDBAT5V, WRF\_PA\_VDD3P3, and WRF\_PAD\_VDD3P3.
- A 5V power supply connected to SR\_VDDBAT5V, WRF\_PA\_VDD3P3, and WRF\_PAD\_VDD3P3 connected to 3.3V. The latter can be obtained through a DC-DC conversion as shown in [Figure 3 on page 6](#page-6-4).

The default VDDIO supply of the BCM43143 is 3.3V. In SDIO mode, the BCM43143 supports an SDIO interface specific voltage range of 1.8V to 3.3V. Refer to pin 46 description in [Table 4 on page 18.](#page-18-2) All VDDIO pins other than pin 46 remain at 3.3V as described in [Table 4 on page 18](#page-18-2).

<span id="page-6-4"></span>

#### **Figure 3. Power Topology with the VDD33 (3.3V) Main Supply**

#### <span id="page-6-3"></span>**2.3 Reset and Low-Power Off Mode**

Full-chip reset is achieved by switching off the 3.3V VDDIO voltage to pins 1, 25, 37, and 53. This puts the chip in reset and low-power off mode; in this mode the internal CBUCK switcher is shut down, bringing the total typical current consumption down to less than 100 µA. The device must be kept in reset/low-power off mode for at least 25 ms.



### <span id="page-7-0"></span>**3. WLAN Global Functions**

#### <span id="page-7-1"></span>**3.1 GPIO Interface**

There are 19 General-Purpose I/O (GPIO) pins provided on the CYW43143. GPIOs 0–18 are multiplexed with the JTAG, SDIO, I<sup>2</sup>S, SFlash, and Serial Enhanced Coexistence Interface (SECI) functions. These pins can be used to interface to various external devices. Upon power-up and reset, these pins become tristated. Subsequently, they can be programmed to be either input or output pins via the GPIO control register. A programmable internal pull-up/pull-down resistor is included on each GPIO. If a GPIO output enable is not asserted, and the corresponding GPIO signal is not being driven externally, the GPIO state is determined by its programmable resistor.

#### <span id="page-7-2"></span>**3.2 OTP**

The CYW43143 has 2 Kbits of on-chip One-Time Programmable (OTP) memory that can be used for non-volatile storage of WLAN information such as a MAC address and other hardware-specific board and interface configuration parameters.

#### <span id="page-7-3"></span>**3.3 JTAG Interface**

The CYW43143 supports the IEEE 1149.1 JTAG boundary-scan standard for testing a packaged device on a manufactured board. The JTAG interface is enabled by driving the JTAG\_SEL pin high.

#### <span id="page-7-4"></span>**3.4 Crystal Oscillator**

[Table 2](#page-7-5) lists the requirements for the crystal oscillator.

#### <span id="page-7-5"></span>**Table 2. Crystal Oscillator Requirements**



[Figure 4](#page-7-6) shows the recommended oscillator configuration.



<span id="page-7-6"></span>

**Note:** The component values referenced in [Figure 4](#page-7-6) are only recommended values and the correct values will have to be characterized on a per board basis. Please see the reference board schematic for the correct characterized values.



### <span id="page-8-0"></span>**4. WLAN USB 2.0 Host Interface**

The CYW43143 USB interface can be set to operate as a USB 2.0 port. Features include the following:

■ A USB 2.0 protocol engine that supports the following:

❐ A Parallel Interface Engine (PIE) between packet buffers and USB transceiver ❐ Up to nine endpoints, including Configurable Control Endpoint 0

- Separate endpoint packet buffers with a 512-byte FIFO buffer each
- Host-to-device communication for bulk, control, and interrupt transfers
- Configuration and status registers

<span id="page-8-2"></span>[Figure 5](#page-8-2) shows the blocks in the device core.

#### **Figure 5. WLAN USB 2.0 Host Interface Block Diagram**



The USB 2.0 PHY handles the USB protocol and the serial signaling interface between the host and device. It is primarily responsible for data transmission and recovery. On the transmit side, data is encoded, along with a clock, using the NRZI scheme with bit stuffing to ensure that the receiver detects a transition in the data stream. A SYNC field that precedes each packet enables the receiver to synchronize the data and clock recovery circuits. On the receive side, the serial data is deserialized, unstuffed, and checked for errors. The recovered data and clock are then shifted to the clock domain that is compatible with the internal bus logic.

The endpoint management unit contains the PIE control logic and the endpoint logic. The PIE interfaces between the packet buffers and the USB transceiver. It handles packet identification (PID), USB packets, and transactions.

The endpoint logic contains nine uniquely addressable endpoints. These endpoints are the source or sink of communication flow between the host and the device. Endpoint zero is used as a default control port for both the input and output directions. The USB system software uses this default control method to initialize and configure the device information and allows USB status and control access. Endpoint zero is always accessible after a device is attached, powered, and reset.

Endpoints are supported by 512-byte FIFO buffers, one for each IN endpoint and one shared by all OUT endpoints. Both TX and RX data transfers support a DMA burst of 4, which guarantees low latency and maximum throughput performance. The RX FIFO can never overflow by design. The maximum USB packet size cannot be more than 512 bytes.

#### <span id="page-8-1"></span>**4.1 Link Power Management (LPM) Support**

The USB 2.0 host interface supports a power management feature called Link Power Management (LPM) which is similar to the existing suspend/resume, but has transitional latencies of tens of microseconds between power states (instead of three to greater



than 20 millisecond latencies of the USB 2.0 suspend/resume). LPM simply adds a new feature and bus state that co-exists with the USB 2.0 defined suspend/resume.

### <span id="page-9-0"></span>**4.2 I2S Interface**

The  $1<sup>2</sup>S$  interface for audio supports slave mode transmit 2.1 or 5.1 channel operation. The  $1<sup>2</sup>S$  signals are:

- $\blacksquare$  I<sup>2</sup>S bit clock: I2S\_BITCLK
- I<sup>2</sup>S Word Select: I2S\_WS
- I<sup>2</sup>S Data Out: I2S\_SDOUT

I2S\_BITCLK and I2S\_WS are inputs, while I2S\_SDOUT is an output. Channel word lengths of 16 bits, 20 bits, 24 bits, and 32 bits are supported, and the data is justified so that the MSB of the left-channel data is aligned with the MSB of the I<sup>2</sup>S bus, per the I<sup>2</sup>S specification. The MSB of each data word is transmitted one bit clock cycle after the I2S\_WS transition, synchronous with the falling edge of bit clock. Left-channel data is transmitted when I2S\_WS is low, and right-channel data is transmitted when I2S\_WS is high. An embedded 128 x 32 bits single port SRAM for data processing enhances the performance of the interface.

The bit depth of  $I^2S$  is 16, 20, 24, and 32.

Variable sampling rates are also supported:

- 8k, 12k, 16k, 24k, 32k, 48k, 96k with a 12.288 MHz master clock used by the external master receiver and/or controller
- 22.05k, 44.1k, 88.2k with a 11.2896 MHz master clock used by the external master receiver and/or controller
- 96k with a 24.567 MHz master clock used by the external master receiver and/or controller

The BCM43143 needs an external clock source input on the slave clock pin for the  $1<sup>2</sup>S$  interface. The slave clock frequency is dependent upon the audio sample rate and the external  $1<sup>2</sup>S$  codec.



### <span id="page-10-0"></span>**5. SDIO Interface**

The SDIO interface is enabled by a strapping option (see [Table 5 on page 21](#page-21-0) for details). The CYW43143 supports all of the SDIO version 2.0 modes:

- 1-bit SDIO-SPI mode (25 Mbps)
- 1-bit SDIO-SD mode (25 Mbps)
- 4-bit SDIO-SD default speed mode (100 Mbps)
- 4-bit SDIO-SD high speed mode (200 Mbps).

The SDIO interface supports the full clock range from 0 to 50 MHz. The chip has the ability to stop the SDIO clock between transactions to reduce power consumption. As an option, the GPIO\_4 or the GPIO\_16 pin can be mapped to provide an SDIO Interrupt signal. This out-of-band interrupt is hardware generated and is always valid (unlike the SDIO in-band interrupt, which is signalled only when data is not driven on SDIO lines). The ability to force control of the gated clocks from within the WLAN chip is also provided. Three functions are supported:

- Function 0 standard SDIO function. Maximum BlockSize/ByteCount = 32 bytes.
- Function 1 backplane function to access the internal System-on-a-Chip (SoC) address space. Maximum BlockSize/ ByteCount = 64 bytes.
- Function 2 WLAN function for efficient WLAN packet transfer through DMA. Maximum BlockSize/ByteCount = 512 bytes.



### <span id="page-11-0"></span>**6. Wireless LAN MAC and PHY**

#### <span id="page-11-1"></span>**6.1 IEEE 802.11n MAC Description**

The IEEE 802.11n MAC features include:

- Enhanced MAC for supporting 802.11n features
- Programmable Access Point (AP) or Station (STA) functionality
- Programmable mode selection as Independent Basic Service Set (IBSS) or infrastructure
- Aggregated MAC Protocol Data Unit (MPDU) support for High Throughput (HT)
- Passive scanning
- Network Allocation Vector (NAV), Interframe Space (IFS), and Timing Synchronization Function (TSF) functionality
- RTS/CTS procedure support
- Transmission of response frames (ACK/CTS)
- Address filtering of receive frames as specified by IBSS rules
- Multirate support
- Programmable Target Beacon Transmission Time (TBTT), beacon transmission/cancellation, and Announcement Traffic Indication Message (ATIM) window
- Coordination Function (CF) conformance: Setting a NAV for neighborhood Point Coordination Function (PCF) operation
- Security through a variety of encryption schemes including WEP, TKIP, AES, WPA, WAP2, and IEEE 802.1X
- Power management
- Statistics counters for MIB support

The MAC core supports the transmission and reception of packet sequences, together with related timing, without any packet-bypacket driver interaction. Time-critical tasks requiring response times of only a few milliseconds are handled in the MAC core. This achieves the required medium timing while minimizing driver complexity. Also, the MAC driver processes incoming packets that have been buffered in the MAC core in bursts, enabling high bandwidth performance.

The MAC driver interacts with the MAC core to prepare transmit packet queues and to analyze and forward received packets to upper software layers. The internal blocks of the MAC core are connected to a Programmable State Machine (PSM) through the host interface that connects to the internal bus (see [Figure 6 on page 11](#page-11-2)).

<span id="page-11-2"></span>

**Figure 6. Enhanced MAC Block Diagram**

The host interface consists of registers for controlling and monitoring the status of the MAC core and interfacing with the TX/RX FIFOs. For transmission, 32 KB of FIFO buffering is available that can be dynamically allocated to six transmit queues plus template space for beacons, ACKs, and probe responses. Whenever the host has a frame to transmit, the host queues the frame into one of the transmit FIFOs with a TX descriptor containing TX control information. The PSM schedules the transmission on the medium depending





on the frame type, transmission rules in the IEEE 802.11™ protocol, and the current medium occupancy scenario. After the transmission completes, a TX status is returned to the host, informing the host of the transmission.

The MAC contains a 10 KB RX FIFO. Received frames are sent to the host along with RX descriptors that contain additional frame reception information.

The power management block maintains power management state information of the core (and of the associated STAs in the case of an AP) to help with dynamic frame transmission decisions by the core.

The wireless security engine performs the required encryption/decryption on the TX/RX frames. This block supports separate transmit and receive keys with four shared keys and 50 link-specific keys. The link-specific keys are used to establish a secure link between any two network nodes. The wireless security engine supports the following encryption schemes that can be selected on a perdestination basis:

- None: The wireless security engine acts as a pass-through
- WEP: 40-bit secure key and 24-bit IV as defined in IEEE Std. 802.11-2007
- WEP128: 104-bit secure key and 24-bit IV
- TKIP: IEEE Std. 802.11-2007
- AES: IEEE Std. 802.11-2007

The transmit engine is responsible for the byte flow from the TX FIFO to the PHY interface through the encryption engine and the addition of a CRC-32 Frame Check Sequence (FCS) as required by IEEE 802.11-2007. Similarly, the receive engine is responsible for byte flow from the PHY interface to the RX FIFO through the decryption engine and for detection of errors in the RX frame.

The timing block performs the TSF, NAV, and IFS functionality as described in IEEE Std. 802.11-2007.

The Programmable State Machine (PSM) coordinates the operation of different hardware blocks required for both transmission and reception. The PSM also maintains the statistics counters required for MIB support.

#### <span id="page-12-0"></span>**6.2 IEEE 802.11n PHY Description**

The PHY supports:

- Programmable data rates from MCS 0-7 in 20 MHz and 40 MHz channels, as specified in 802.11n.
- Short Guard Interval (SGI) and optional reception of two space-time block encoded streams.
- All scrambling, encoding, forward error correction, and modulation in the transmit direction, and inverse operations in the receive direction.
- Advanced digital signal processing technology for best-in-class receive sensitivity.
- Both mixed-mode and optional greenfield preamble of 802.11n.
- Both long and optional short IEEE 802.11b preambles.
- Closed-Loop transmit power control.
- Per-packet receive antenna diversity.
- Automatic Gain Control (AGC).
- Available per-packet channel quality and signal strength measurements.

The CYW43143 PHY provides baseband processing at all mandatory 802.11n data rates up to 150 Mbps, and the legacy rates specified in IEEE 802.11b/g, including 1, 2, 5.5, 6, 9, 11, 12, 18, 24, 36, 48, and 54 Mbps. This core acts as an intermediary between the MAC and the 2.4 GHz radio, converting back and forth between packets and baseband waveforms.





#### **Figure 7. PHY Block Diagram**

#### <span id="page-13-0"></span>**6.3 Single-Band Radio Transceiver**

The CYW43143 has a 2.4 GHz radio transceiver that ensures low power consumption and robust communication in 20 MHz and 40 MHz channel bandwidths as specified in IEEE 802.11n.

#### *6.3.1 Receiver Path*

The CYW43143 has a wide dynamic range, direct conversion receiver. It employs high-order, on-chip channel filtering to ensure reliable operation in the noisy 2.4 GHz ISM band. The excellent noise figure of the receiver makes an external LNA unnecessary.

#### *6.3.2 Transmitter Path*

Baseband data is modulated and upconverted to the 2.4 GHz ISM band. Linear on-chip power amplifiers are included, which are capable of delivering a nominal output power exceeding +15 dBm while meeting the IEEE 802.11n specification. The TX gain has 128 steps of 0.25 dB per step.

#### *6.3.3 Calibration*

The CYW43143 features dynamic on-chip calibration, eliminating process variation across components. This enables the device to be used in high-volume applications because calibration routines are not required during manufacturing. These calibration routines are performed periodically in the course of normal radio operation.



### <span id="page-14-0"></span>**7. Pin Assignments**

#### <span id="page-14-1"></span>**7.1 56-Pin QFN Assignments**

<span id="page-14-2"></span>The 56-pin QFN package pin assignments are shown in [Figure 8.](#page-14-2)





*<sup>7.1.1 56-</sup>Pin QFN Signals*

# **Pin Assignments by Pin Number**

**Table 3. Pin Assignments by Pin Number**













# **Pin Assignments by Pin Name**

### **Table 4. Pin Assignments by Signal Name**







### <span id="page-18-0"></span>**8. Signal and Pin Descriptions**

#### <span id="page-18-1"></span>**8.1 Package Signal Descriptions**

The signal name, type, and description of each pin in the CYW43143 56-pin QFN package is listed in [Table 4.](#page-18-2) The symbols shown in the Type column indicate pin directions (I/O = bidirectional, I = input, O = output, and OD = open drain output) and the internal pullup/pull-down characteristics (PU = weak internal pull-up resistor and PD = weak internal pull-down resistor), if any. Resistor strapping options are defined in [Table 5 on page 21.](#page-21-0)

#### <span id="page-18-2"></span>**Table 4. CYW43143 Signal Descriptions**





### **Table 4. CYW43143 Signal Descriptions (Cont.)**





#### **Table 4. CYW43143 Signal Descriptions (Cont.)**



#### <span id="page-20-0"></span>**8.2 Strapping Options**

The pins listed in [Table 5](#page-21-0) are sampled at Power-On Reset (POR) to determine the various operating modes. Sampling occurs within a few milliseconds following internal POR or deassertion of external POR. After POR, each pin assumes the function specified in the signal descriptions table. Each pin has an internal pull-up (PU) or pull-down (PD) resistor that determines the default mode. To change the mode, connect an external PU resistor to VDDIO or a PD resistor to GND (use 10 kΩ or less)<sup>1</sup>.

1. CYW43143 reference board schematics can be obtained through your CypressCypress representative.



#### <span id="page-21-0"></span>**Table 5. Strapping Options**





### <span id="page-22-0"></span>**9. Electrical Characteristics**

**Note:** Values in this data sheet are design goals and are subject to change based on the results of device characterization.

#### <span id="page-22-1"></span>**9.1 Absolute Maximum Ratings**

**Caution!** These specifications indicate levels where permanent damage to the device can occur. Functional operation is not guaranteed under these conditions. Operation at absolute maximum conditions for extended periods can adversely affect the long-term reliability of the device.

#### **Table 6. Absolute Maximum Ratings**



a. On a 1s1P JEDEC board, not exceeding  $T_{J_MAX}$ , see Section 14.: "Thermal Information," on page 39.

#### <span id="page-22-2"></span>**9.2 Recommended Operating Conditions and DC Characteristics**

#### **Table 7. Guaranteed Operating Conditions and DC Characteristics**





#### **Table 7. Guaranteed Operating Conditions and DC Characteristics (Cont.)**



a. VDDIO voltage tolerance is ±10%; for SDIO 1.8V levels (VDDIO at pin 46 = 1.8V ±10%), the maximum SDIO clock frequency should be limited to 25 MHz in high-speed mode only.

#### <span id="page-23-0"></span>**9.3 WLAN Current Consumption**

The WLAN current consumption measurements are shown in [Table 8](#page-23-1) through [Table 9 on page 24](#page-24-0).

#### <span id="page-23-1"></span>**Table 8. WLAN Current Consumption in SDIO Mode using SR\_VDDBAT5V<sup>a</sup>**



a. Typical numbers, measured at 3.3V, 25°C.

b. Inter-beacon sleep.

c. Beacon interval = 102.4 ms, DTIM = 3, Beacon duration = 1 ms  $@$  1 Mbps. Integrated sleep + wake up + Beacon RX current over 3 DTIM intervals.

d. Carrier sense (CCA) when no carrier present.

e. Carrier sense (CS) detect/packet RX.

f. Applicable to all supported rates.

g. Duty cycle is 100%.





#### <span id="page-24-0"></span>**Table 9. WLAN Current Consumption in USB mode using VDD33<sup>a</sup>**

a. Typical numbers, measured at 3.3V, 25°C.

b. Inter-beacon sleep.

c. Beacon interval = 102.4 ms, DTIM = 3, Beacon duration = 1 ms  $@$  1 Mbps. Integrated sleep + wake up + Beacon RX current over 3 DTIM intervals.

d. Carrier sense (CCA) when no carrier present.

e. Carrier sense (CS) detect/packet RX. f. Applicable to all supported rates.

g. Duty cycle is 100%.



### <span id="page-25-0"></span>**10. Regulator Electrical Specifications**

**Note:** Values in this data sheet are design goals and are subject to change based on the results of device characterization.

Functional operation is not guaranteed outside of the specification limits provided in this section.

#### <span id="page-25-1"></span>**10.1 Core Buck Switching Regulator**

#### **Table 10. Core Buck Switching Regulator (CBUCK) Specifications**



a. 500 mA TT junction temp 110°C. Derate to 372 mA for T<sub>j</sub> > 125°C.

b. Minimum capacitor value refers to the residual capacitor value after taking into account the part-to-part tolerance, DC-bias, temperature, and aging.



### <span id="page-26-0"></span>**10.2 CLDO**

#### **Table 11. CLDO Specifications**



a. Output current is measured at 125°C junction temperature.

b. Leakage current is measured by 85°C junction temperature.

c. Minimum capacitor value refers to the residual capacitor value after taking into account the part-to-part tolerance, DC-bias, temperature, and aging.

#### <span id="page-26-1"></span>**10.3 LNLDO**

#### **Table 12. LNLDO Specifications**





#### **Table 12. LNLDO Specifications**



a. Minimum capacitor value refers to the residual capacitor value after taking into account the part-to-part tolerance, DC-bias, temperature, and aging.



### <span id="page-28-0"></span>**11. WLAN Specifications**

**Note:** Values in this data sheet are design goals and are subject to change based on the results of device characterization.

#### <span id="page-28-1"></span>**11.1 2.4 GHz Band General RF Specifications**

#### **Table 13. 2.4 GHz Band General RF Specifications**



#### <span id="page-28-2"></span>**11.2 2.4 GHz Band Receiver RF Specifications**

The receiver specifications including sensitivity are shown in [Table 14](#page-28-3) and [Table 15 on page 28.](#page-28-4)

#### <span id="page-28-3"></span>**Table 14. 2.4 GHz Band Receiver RF Specifications**



a. When using a suitable external RF switch.

b. Difference between interfering and desired signal (>25 MHz apart) at 8% PER for 1024-octet Physical-Layer Service Data Units (PSDUs) with desired signal level as specified.

#### <span id="page-28-4"></span>**Table 15. 2.4 GHz Receiver Sensitivity**





#### **Table 15. 2.4 GHz Receiver Sensitivity**



a. Values are measured at the input of the CYW43143. Thus, they include insertion losses from the integrated baluns and integrated T/R switches, but exclude losses from the external circuits. For the 1, 2, 5.5, and 11 Mbps rates, sensitivity is defined as an 8% packet error rate (PER) for 1000-octet PSDUs. For 11g rates (6 Mbps OFDM up to 54 MBps OFDM), sensitivity is defined as a 10% packet error rate (PER) for 1000-octet PSDUs. For 11n rates (MCS0 to MCS7), sensitivity numbers are provide for 10% PER and 4000byte packets.

b. Sensitivity levels at Vcc=3.3V±6%; at Vcc=3.3 ±10%, sensitivity levels may be degraded.

#### <span id="page-29-0"></span>**11.3 2.4 GHz Band Transmitter RF Specifications**

#### **Table 16. 2.4 GHz Band Transmitter RF Specifications**







#### **Table 16. 2.4 GHz Band Transmitter RF Specifications (Cont.)**



a. Power control will back off output power by 1.5 dB ensuring EVM and ACPR limits are always met.

b. Linear output power at 3.3V ±10% supply voltage may be degraded and EVM/ACPR compliant output power may be lower than listed.

c. At a 3 MHz offset from the carrier frequency.

#### <span id="page-30-0"></span>**11.4 2.4 GHz Band Local Oscillator Specifications**

#### **Table 17. 2.4 GHz Band Local Oscillator Specifications**



a. Reference supported frequencies range from 12 MHz to 52 MHz.



### <span id="page-31-0"></span>**12. Antenna Specifications**

### <span id="page-31-1"></span>**12.1 Voltage Standing Wave Ratio**

The Voltage Standing Wave Ratio (VSWR) into the antenna should be less than 2.5:1.



### <span id="page-32-0"></span>**13. Timing Characteristics**

#### <span id="page-32-1"></span>**13.1 Power Sequence Timing**

The recommended power-up sequence is to bring up the power supplies in the order of the rated voltage. This power-up sequence minimizes the possibility of a latchup condition.

In the case of a 3.3V supply (see [Figure 1](#page-32-2)), the 3.3V supplied to SR\_VDDBAT5V, WRF\_PA\_VDD3P3, WRF\_PAD\_VDD3P3, USB\_A-VDD3P3, and VDDIO can ramp at the same time.

In the case of a 5V supply (see [Figure 2 on page 32\)](#page-32-3), the 5V first ramps on SR\_VDDBAT5V, followed by bring- up of the 3.3V supply to WRF\_PA\_VDD3P3, WRF\_PAD\_VDD3P3, USB\_AVDD3P3, and VDDIO. The power-up timing parameters for both configurations are shown in [Table 18 on page 33.](#page-33-1)

<span id="page-32-2"></span>

#### **Figure 1. Power-Up Sequence Timing-3V Supply**



<span id="page-32-3"></span>





#### <span id="page-33-1"></span>**Table 18. Power-Up Timing Parameters**



a. In the case of the 3.3V power supply, t1 = 0 for SR\_VDDBAT5V, WRF\_PA\_VDD3P3, and WRF\_PAD\_VDD3P3.

b. In the case of the 5V power supply, SR\_VDD\_BAT5V is directly connected to 5V, but the connection to WRF\_PA\_VDD3P3,

WRF\_PAD\_VDD3P3, and VDDIO must be made through a DC-DC converter chip to convert 5V to 3V3. Since the converter chip introduces a delay in the ramp-up time, t1 = 50 µs (nominal). The actual value of t1 will vary slightly based on the particular DC-DC converter chip used in the design.

#### <span id="page-33-0"></span>**13.2 Serial Flash Timing**



**Figure 3. Serial Flash Timing Diagram (STMicroelectronics-Compatible)**

#### **Table 19. Serial Flash Timing**





a.  $t_{\mathsf{R}}$  and  $t_{\mathsf{F}}$  are expressed as a slew-rate.

b. Peak-to-peak

## <span id="page-34-0"></span>**13.3 I2S Slave Mode Tx Timing**

In I<sup>2</sup>S slave mode, the serial clock (I2S\_BITCLK) input speed can vary up to a maximum of 12.288 MHz.

1<sup>2</sup>S Slave mode timing is illustrated in [Figure 4.](#page-34-1)

<span id="page-34-1"></span>

### **Figure 4. I2S Slave Mode Timing**

**Table 20. Timing for I2S Transmitters and Receivers**

	<b>Transmitter</b>				<b>Receiver</b>	
<b>Parameter</b>	<b>Lower Limit</b>		<b>Upper Limit</b>		<b>Lower Limit</b>	
	Min	<b>Max</b>	<b>Min</b>	<b>Max</b>	Min	<b>Max</b>
Clock period T	$T_{\rm tr}$				$T_{tr}$	
Slave Mode: Clock accepted by transmitter or receiver: $HIGH t_{HC}$ LOW $t_{LC}$ rise time $t_{RC}$		$0.35 T_r$ $0.35$ T <sub>r</sub>	0.15 $T_{tr}$			$0.35 T_r$ $0.35 T_r$
Transmitter: delay t <sub>dtr</sub> hold time t <sub>htr</sub>	0			0.8T		



### **Table 20. Timing for I2S Transmitters and Receivers**



### <span id="page-35-0"></span>**13.4 SDIO Default Mode Timing**

SDIO default mode timing is shown by the combination of [Figure 5](#page-35-1) and [Table 21](#page-35-2).



<span id="page-35-1"></span>

#### <span id="page-35-2"></span>**Table 21. SDIO Bus Timing<sup>a</sup> Parameters (Default Mode)**





a. Timing is based on CL ≤40 pF load on CMD and data.

b. min(Vih) =  $0.7 \times \text{VDDIO\_SD}$  and max(Vil) =  $0.2 \times \text{VDDIO\_SD}$ .

### <span id="page-36-0"></span>**13.5 SDIO High Speed Mode Timing**

SDIO high-speed mode timing is shown by the combination of [Figure 6](#page-36-1) and [Table 22 on page 36](#page-36-2).

<span id="page-36-1"></span>

**Figure 6. SDIO Bus Timing (High-Speed Mode)**

#### <span id="page-36-2"></span>**Table 22. SDIO Bus Timing<sup>a</sup> Parameters (High-Speed Mode)**





a. Timing is based on CL ≤40 pF load on CMD and data.

b. min(Vih) =  $0.7 \times \text{VDDIO\_SD}$  and max(Vil) =  $0.2 \times \text{VDDIO\_SD}$ .

c. 0 - 46 MHz when running at 1.8V.

### <span id="page-37-0"></span>**13.6 USB Parameters**

#### **Table 23. USB Parameters**





#### **Table 23. USB Parameters (Cont.)**





### <span id="page-39-0"></span>**14. Thermal Information**

#### **Table 24. 56-pin QFN Thermal Characteristics<sup>a</sup>**



a. 1s1P JEDEC board, package only, no heat sink,  $TA = 65^{\circ}C$ . P = 1.061W (PA on).

#### **Note:**

- Ambient air temperature is 1 mm above the heat shield on top of the chip.
- Ambient air temperature: TA = 65°C, subject to absolute junction maximum temperature at 125°C.
- The CYW43143 is designed and rated for operation at a maximum junction temperature not to exceed 125°C.

#### <span id="page-39-1"></span>**14.1 Junction Temperature Estimation and PSIJT Versus ThetaJC**

Package thermal characterization parameter Psi-J<sub>T</sub> ( $\Psi_{\rm JT}$ ) yields a better estimation of actual junction temperature (T<sub>J</sub>) versus using the junction-to-case thermal resistance parameter Theta-J<sub>C</sub> ( $\theta_{\rm JC}$ ). The reason for this is  $\theta_{\rm JC}$  assumes that all the power is dissipated through the top surface of the package case. In actual applications, some of the power is dissipated through the bottom and sides of the package.  $\Psi_{\text{JT}}$  takes into account power dissipated through the top, bottom, and sides of the package. The equation for calculating the device junction temperature is as follows:

$$
T_J = T_T + P \times \Psi_{JT}
$$

Where:

- $\blacksquare$  T $_{\sf J}$  = junction temperature at steady-state condition,  $^{\circ}{\sf C}$
- $\blacksquare$  T<sub>T</sub> = package case top center temperature at steady-state condition,  $^\circ\text{C}$
- $P =$  device power dissipation, Watts
- $\Psi_{\text{JT}}$  = package thermal characteristics (no airflow), °C/W





### <span id="page-40-0"></span>**15. Package Information**



**Figure 7. 7 mm × 7 mm, 56-pin QFN package**



### <span id="page-41-0"></span>**16. Ordering Information**

#### **Table 25. Ordering Information**





### <span id="page-42-0"></span>**Document History**









### **Sales, Solutions, and Legal Information**

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](http://www.cypress.com/about-us/sales-offices).

#### **[Products](http://www.cypress.com/go/products)**



### **[PSoC](http://www.cypress.com/psoc)Æ[Solutions](http://www.cypress.com/psoc)**

[PSoC 1](http://www.cypress.com/products/psoc-1) | [PSoC 3](http://www.cypress.com/products/psoc-3) | [PSoC 4](http://www.cypress.com/products/psoc-4) [| PSoC 5LP |](http://www.cypress.com/products/psoc-5lp) [PSoC 6](http://www.cypress.com/event/psoc-6-purpose-built-iots)

#### **[Cypress Developer Community](http://www.cypress.com/cdc)**

[Forums](http://www.cypress.com/forum) | [WICED IoT Forums](https://community.cypress.com/) [| Projects](http://www.cypress.com/projects) | [Video](http://www.cypress.com/video-library) | [Blogs](http://www.cypress.com/blog) | [Training](http://www.cypress.com/training) | [Components](http://www.cypress.com/cdc/community-components)

#### **[Technical Support](http://www.cypress.com/support)**

[cypress.com/support](http://www.cypress.com/support)

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC (ìCypressî). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other<br>intellectual property hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users<br>(either directly or provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE<br>OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRAN permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is<br>the responsibility of th are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the<br>device or system could cause expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim,<br>damage, or other liab

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners