











SN65LVDS315

SLLS881G - DECEMBER 2007 - REVISED OCTOBER 2014


SN65LVDS315 Camera Parallel RGB to MIPI CSI-1 Serial Converter

Features

- MIPI CSI-1 and SMIA CCP Support
- Connects Directly to OMAP CSI Interface
- 4×4 mm QFN Package
- ESD Rating >3 kV (HBM) Camera Input Ports and >2 kV (HBM) All Other Ports
- Pixel Clock Range 3.5-27 MHz
- Three Operating Modes to Conserve Power
 - Active Mode VGA Camera 30 fps: 7 mA
 - Typical Shutdown and Standby: 0.5 µA
 - Operating Temperature Range –40°C to 85°C
 - Input Data Voltage Range From 1.8 V to 3.3 V
- EMI

Applications

- Camera to Host Controller (e.g. OMAP2420, OMAP2430, OMAP3430)
- Mobile Phones and Smart Phones



3 Description

The SN65LVDS315 is a camera serializer that converts 8-bit parallel camera data into MIPI-CSI1 or SMIA CCP compliant serial signals.

The device converts the parallel 8-bit data to two sublow-voltage differential signaling (SubLVDS) serial data and clock output. Meanwhile the serialized data is presented on the differential serial data output DOUT with a differential clock signal on output CLK. Where The frequency of CLK is 8x DCLK input pixel clock rate.

The SN65LVDS315 supports three power modes (Shutdown, standby and active) to conserve power.

All CMOS inputs offer failsafe operation to protect the input from damage during power up and to avoid current flow into the device inputs during power up. The core supply of the SN65LVDS315 is 1.8 V. To provide greater flexibility, the camera data inputs support a supply range from 1.8 V to 3.3 V and the device is characterized for operation over ambient air temperatures of -40°C to 85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN65LVDS315	VQFN (24)	4.00 mm x 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Page



Table of Contents

1	Features 1		7.3 Jitter Performance	15
2	Applications 1	8	Detailed Description	16
3	Description 1		8.1 Overview	16
4	Revision History2		8.2 Functional Block Diagram	16
5	Pin Configuration and Functions 4		8.3 Feature Description	16
6	Specifications5		8.4 Device Functional Modes	24
U	6.1 Absolute Maximum Ratings 5	9	Application and Implementation	27
	6.2 Handling Ratings		9.1 Application Information	27
	5 5		9.2 Typical Application	28
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	
	6.5 Device Electrical Characteristics	11	Layout	
	6.6 Output Electrical Characteristics		11.1 Layout Guidelines	
	6.7 Input Electrical Characteristics		11.2 Layout Example	
	6.8 Switching Characteristics 9	12	Device and Documentation Support	
	6.9 Typical Characteristics 10		12.1 Trademarks	
7	Parameter Measurement Information 11		12.2 Electrostatic Discharge Caution	34
•	7.1 Typical Blanking Power Consumption Test Pattern 14		12.3 Glossary	
	7.2 Maximum Power Consumption Test Pattern 14	13	Mechanical, Packaging, and Orderable Information	

4 Revision History

Changes from Revision F (September 2012) to Revision G

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

•	Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device	
	Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout	
	section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information	
	section	1
•	Replaced Dissipation Ratings with Thermal Information	1

U.	manges from nevision L (August 2012) to nevision i	
•	deleted ΔV _{OCM(SS)} and V _{OCM(PP)} From the OUTPUT ELECTRICAL CHARACTERISTICS	8
•	Changed the RECEIVER TERMINATION REQUIREMENT section	27

CI	Changes from Revision D (February 2012) to Revision E				
	Added the RECEIVER TERMINATION REQUIREMENT section	27			

C	hanges from Revision C (June 2001) to Revision D	Page
•	Changed Feature From: Pixel Clock Range 3.5–26 MHz To: Pixel Clock Range 3.5–27 MHz	1
•	Chnaged the pin function for FSEL From: FSEL=1: DCLK input frequencies from 7.0 MHz to 26 MHz are supported To: FSEL=1: DCLK input frequencies from 7.0 MHz to 27 MHz are supported	
•	Changed Data clock frequency for FSEL = 1 in the ROC table From: MAX = 26 MHz To: MAX = 27 MHz	6
•	Changed the ROC table section MODE, TXEN, FSEL To: MODE, TXEN	6
•	Added section FSEL to the ROC table	6
•	Changed the TYPICAL APPLICATION FREQUENCIES section. From: The SN65LVDS315 in display mode supports pixel clock frequencies from 7 MHz to 26 MHz To: The SN65LVDS315 in display mode supports pixel	

Submit Documentation Feedback


Copyright © 2007–2014, Texas Instruments Incorporated



CI	hanges from Revision B (November 2008) to Revision C	Page
•	Changed Figure 17: Note E - From: "Time between HS falling and HS rising edge" To: "Time between VS falling and VS rising edge	18
•	Changed the Acquire Mode (PLL Approaches Lock) section. From: "HS low-to-high" To: VS low-to-high and From "MODE is set low"; To: "MODE is set high"	24
•	Changed text in the VGA CAMERA APPLICATION section From: The pixel clock rate is 11 MHz, assuming ≉10% blanking overhead. To: The pixel clock rate is 11 MHz, assuming ≈20% blanking overhead	28
CI	hanges from Revision A (March 2008) to Revision B	Page
• _	Changed the Absoulute Maximum Ratings table - Voltage range at any input terminal value From: -0.5 to 2.175 To: -0.5 to VDDIO + 0.5V	
CI	hanges from Original (December 2007) to Revision A	Page
•	Changed the document from: Product Preview To: Production	1



5 Pin Configuration and Functions



Pin Functions

	PIN		DECORIDATION			
NO.	NAME	TYPE	DESCRIPTION			
2, 3,	DOUT+, DOUT-	SubLVDS out	SubLVDS data link CSI-1 compliant (active during normal operation; high-impedance during power down or standby) DOUT is valid on the rising edge of CLK+.			
4, 5,	CLK+, CLK-		SubLVDS clock output (CSI-1 Mode 0 compliant)			
10, 11, 12, 13, 14, 15, 18, 19	D0-D7		Data inputs (8) for pixel data; These inputs are sampled on the falling DCLK edge; inputs incorporate bus hold Note: D[7:0] states are latched into the SN65LVDS315 on the falling DCLK input edge			
20	vs	(1)	Vertical Sync (also called frame sync); Data input (high active). This input is sampled on every falling DCLK edge Input incorporates bus hold			
21	HS	CMOS in ⁽¹⁾	Horizontal Sync (also called line sync); Data input (high active). This input is sampled on every falling DCLK edge Input incorporates bus hold			
16	DCLK		Data input Clock; DCLK represents the camera pixel clock. All 8 pixel bits as well as VS and HS are latched into the device on the falling edge of DCLK (falling edge clocking) Input incorporates bus hold			

(1) These inputs are referenced to the VDDIO supply rail and support a voltage range of 1.65 V to 3.6 V



Pin Functions (continued)

PIN			DESCRIPTION		
NO.	NAME TYPE				
			Disables the subLVDS Drivers and turns off the PLL putting device in Shutdown mode		
			1 – Transmitter enabled		
			0 - Transmitter disabled (shutdown)		
7	TXEN	- CMOS in ⁽²⁾	Note: TXEN input incorporates glitch-suppression logic to avoid device malfunction on short nput spikes. It is necessary to pull TXEN high for longer than 10 μ s to enable the ransmitter. It is necessary to pull the TXEN input low for longer than 10 μ s to disable the ransmitter. At power up, the transmitter is enabled immediately if TXEN = 1 and disabled if TXEN = 0. Do not leave TXEN floating.		
			Frequency Select		
24	FSEL		FSEL=0: DCLK input frequencies from 3.5 MHz to 13 MHz are supported FSEL=1: DCLK input frequencies from 7.0 MHz to 27 MHz are supported Do not leave FSEL floating.		
8	MODE		The mode pin enables line counting to generate proper EOF signalling in case VS and HS do not reset during the same DCLK cycle (0-line counter disable; 1-counter enabled). The impact of the MODE pin setting is described in detail in the <i>VS and HS Timing to Generate the Correct Control Signals</i> section. If you are unsure about the proper setting of the MODE input, it is recommended to set MODE=high. Do not leave the MODE input floating.		
22	VDDIO		IO Supply Voltage for inputs D[0:7], HS, VS, and DCLK, (1.8 V up to 3.3 V)		
23	VDDD		Digital supply voltage (1.8 V only)		
17	GNDD	Power Supply ⁽³⁾	Supply Ground for VDDIO and VDDD		
9	VDDA		PLL and SubLVDS I/O supply voltage (1.8 V only)		
6	GNDA		PLL and SubLVDS Ground		

⁽²⁾ These inputs can tolerate an input voltage up to 3.6 V while the actual input threshold from logic low to logic high is at 0.9 V nominal; This allows driving these inputs from a 1.8 V or 3.3 V GPIO independent of the camera supply voltage.

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Cumply voltage range (2)	V_{DDIO}	-0.3	4	V
Supply voltage range	V_{DDD}, V_{DDA}	-0.3	2.175	V
Supply voltage range (2) VDDO VDDA Voltage range at any output terminal Voltage range at any input terminal		-0.5	2.175	V
Voltage range at any inp	ut terminal	-0.5	$V_{DDIO} + 0.5$	V
Continuous power dissipation		Se	e Thermal Information	on

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute maximum- rated conditions for extended periods may affect device reliability.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	T _{stg} Storage temperature range			150	°C
	Electrostatic discharge	Human body model ⁽¹⁾ (All pins)	-3	3	kV
$V_{(ESD)}$		Charged device model (2) (All pins)	-500	500	V
		Machine model ⁽³⁾ (All pins)	-200	200	V

⁽¹⁾ In accordance with JEDEC Standard 22, Test Method A114-A.

⁽³⁾ In a multilayer PCB, it is recommended to keep one common GND layer underneath the device and connect all ground terminals directly to this plane.

⁽²⁾ All voltage values are with respect to the GND pins.

²⁾ In accordance with JEDEC Standard 22, Test Method C101.

³⁾ In accordance with JEDEC Standard 22, Test Method A115-A



6.3 Recommended Operating Conditions

Unused single-ended inputs must be held high or low to prevent them from floating.

			MIN	NOM MAX	UNIT
V _{DDIO} V _{DDD} V _{DDA}	Supply voltage		1.65 1.65 1.65	3.6 1.8 1.95 1.8 1.95	V
V _{DDn(PP)}	Supply voltage noise magnitude	f(V _{DDn(PP)}) = 1 Hz to 2 GHz (test set-up see Figure 13)		100	mV
		FSEL = 0, See Figure 16, Figure 17, Figure 18	3.5	13	MII
f _{DCLK}	Data clock frequency	FSEL = 1, See Figure 16, Figure 17, Figure 18	7	27	MHz
		Standby mode (1)		500	kHz
t _H x f _{DCLK}	DCLK Input duty cycle		0.35	0.65	
T _A	Operating free-air temperature		-40	85	°C
t _{jit(per)DCLK}	DCLK RMS period jitter (2)			5	ps-rms
t _{jit(TJ)DCLK}	DCLK total jitter(3)	Measured on DCLK input		0.05/f _{DCLK}	s
t _{jit(CC)DCLK}	DCLK peak cycle to cycle jitter (4)			0.02/f _{DCLK}	s
Icount	Number of active video lines (5)	MODE = V _{IH} ; count the number of HS↓ transitions within one frame	1	2046	
t _{hblank}	Horizontal blanking time		4		UI (1/DCLK)
t _{vblank}	Vertical blanking time		8		UI (1/DCLK)
DCLK, D[0:1],	, VS, HS				
V _{IH}	High-level input voltage	See Figure 7	0.7×V _{DDIO}	$V_{\rm DDIO}$	V
V _{IL}	Low-level input voltage	See Figure 7	0	0.3×V _{DDIO}	V
t _{DS}	Data set up time prior to ↑↓ DCLK	See Figure 8	2.0		ns
t _{DH}	Data hold time after ↑↓ DCLK	See Figure 8	2.0		ns
MODE, TXEN					
V _{IH}	High-level input voltage	See Figure 7	0.7×V _{DDA}	3.6	V
V _{IL}	Low-level input voltage	See Figure 7	0	0.3×V _{DDA}	٧
FSEL					
V _{IH}	High-level input voltage	See Figure 7	$0.7 \times V_{DDD}$	3.6	V
V _{IL}	Low-level input voltage	See Figure 7	0	0.3×V _{DDD}	٧

⁽¹⁾ DCLK input frequencies lower than 500 kHz will force the SN65LVDS315 into standby mode. Input frequencies between 500 kHz and 3 MHz might activate the SN65LVDS315. Input frequencies beyond 3MHz will activate the SN65LVDS315.

6.4 Thermal Information

0.4 1110		SN65LVDS315	
	THERMAL METRIC ⁽¹⁾	RGE	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.2	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	41.3	
$R_{\theta JB}$	Junction-to-board thermal resistance	16.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.9	- C/ VV
ΨЈВ	Junction-to-board characterization parameter	16.1	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	6.6	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Period jitter is the deviation in cycle time of a signal with respect to the ideal period over a random sample of 100,000 cycles. Total jitter reflects the maximum jitter amplitude observed over a time period of 10¹² data bits. It is often derived by adding all deterministic jitter components (ps peak-to-peak values) and the geometric sum of all random components (ps-rms values × 14.069 for 10–12 bit error rate)

Cycle-to-cycle jitter is the variation in cycle time of a signal between adjacent cycles over a random sample of 1,000 adjacent cycle pairs.

For a VGA resolution of 640x480, lcount would be 480



6.5 Device Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER TEST CONDITIONS		TEST CONDITI	ONS	MIN	TYP ⁽¹⁾	MAX	UNIT
		$\begin{split} &V_{DDIO} = V_{DDD} = V_{DDA}, \ R_{L(CLK)} = R_{L(D0)} = 100 \ \Omega, \\ &V_{IH} = V_{DDIO}, \ V_{IL} = 0V, \ TXEN \ and \ MODE \ at \ V_{DDD}, \ typical \ blanking \ power \ test \ pattern. \ See \ Table \ 1 \end{split}$	$\begin{aligned} & \text{FSEL} = V_{\text{IL}}, f_{\text{DCLK}} = 3.5 \text{MHz} \\ & \text{FSEL} = V_{\text{IL}}, f_{\text{DCLK}} = 11 \text{MHz} \\ & \text{FSEL} = V_{\text{IH}}, f_{\text{DCLK}} = 11 \text{MHz} \\ & \text{FSEL} = V_{\text{IH}}, f_{\text{DCLK}} = 26 \text{MHz} \end{aligned}$		4.8 7.6 5.9 9.6		mA
loo	Supply	$\begin{array}{l} V_{DDIO} = V_{DDD} = V_{DDA}, \ R_{L(CLK)} = R_{L(D0)} = 100 \ \Omega, \\ V_{IH} = V_{DDIO}, \ V_{IL} = 0V, \ TXEN \ and \ MODE \ at \ V_{DDD}, \\ Alternating \ (worst-case) \ 1010 \ serial \ bit \ pattern. \ See \\ Table \ 2 \end{array}$	$\begin{split} & \text{FSEL} = \text{V}_{\text{IL}}, \text{f}_{\text{DCLK}} = 3.5 \text{ MHz} \\ & \text{FSEL} = \text{V}_{\text{IL}}, \text{f}_{\text{DCLK}} = 11 \text{ MHz} \\ & \text{FSEL} = \text{V}_{\text{IH}}, \text{f}_{\text{DCLK}} = 11 \text{ MHz} \\ & \text{FSEL} = \text{V}_{\text{IH}}, \text{f}_{\text{DCLK}} = 26 \text{ MHz} \end{split}$		5.7 8.9 7.2 11.3	8.1 11.2 9.5 13.3	IIIA
טטי	IDD current	Standby mode (TXEN at V _{DD})	$V_{DDIO} = V_{DDD} = V_{DDA},$		0.2	10	
		Shutdown mode (TXEN at GND)	$ \begin{array}{l} R_{L(CLK)} = R_{L(D0)} = 100~\Omega,~V_{IH} = V_{DDIO},~V_{IL} = 0 \\ V,~TXEN~and~MODE~at~V_{DDD},~All~inputs \\ held static high~(V_{IH})~or~static~low~(V_{IL}) \end{array} $		0.2	10	4
		Standby mode (TXEN at V _{DD})	$V_{DDIO} = V_{DDD} = V_{DDA},$		0.02	10	μA
		Shutdown mode (TXEN at GND)	$\begin{array}{l} R_{L(CLK)} = R_{L(D0)} = 100~\Omega,~V_{IH} = V_{DDIO},~V_{IL} = 0 \\ V,~TXEN~and~Mode = ~V_{IL},~D[7:0]~VS,~HS, \\ and~DCLK~left~open \end{array}$		0.03	5	
P _D	P _D Device power dissipation	V _{DDx} = 1.8 V, T _A = 25°C	$\begin{split} &f_{DCLK} = 3.5 \text{ MHz} \\ &f_{DCLK} = 11 \text{ MHz} \\ &f_{DCLK} = 26 \text{ MHz} \end{split}$			10.8 17.7 21.2	mW
		$V_{DDx} = 1.95 \text{ V}, T_A = -40^{\circ}\text{C}$	f _{DCLK} = 3.5 MHz f _{DCLK} = 26 MHz			15.7 26.0	

⁽¹⁾ All typical values are at 25°C and with 1.8 V supply unless otherwise noted.



6.6 Output Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	1 0 (,				
	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
subLVDS OUTPUTS (DOUT+, DOUT-, CLK+, and CLK-)						
V _{OCM} (SS)	Steady-state common-mode output voltage		0.8	0.925	1.0	V
V _{OD}	Differential output voltage magnitude $ V_{DOUT+} - V_{DOUT-} $, $ V_{CLK+} - V_{CLK-} $	See Figure 7, Output load see Figure 11	100	170	250	mV
$\Delta V_{OD} $	Change in differential output voltage between logic states		-10		10	mV
ZOD	Differential small-signal output impedance	TXEN at VDD	5			kΩ
I _{OSD}	Differential short-circuit output current	$V_{OD} = 0 \text{ V}; f_{DCLK} = 26 \text{ MHz}$		1	10	mA
l _{oz}	High-impedance state output current	$V_O = 0 \text{ V or } V_{DD}(\text{max}), \text{ TXEN at GND}$	-3		3	μA

⁽¹⁾ All typical values are at 25°C and with 1.8V supply unless otherwise noted.

6.7 Input Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
Dx, VS, HS, DCLK						
I _{IL(hold)}	Bus hold input current ⁽²⁾	V_{DDIO} = 1.65 V and V_{DDIO} = 3.6 V	15		100	μA
I _{IH(hold)}	Bus hold input current (3)	V_{DDIO} = 1.65 V and V_{DDIO} = 3.6 V	-15		-100	μA
C _{IN}	Input capacitance			1.5		pF
MODE, TX	KEN, FSEL					
I _{IL}	High-level input current	V _{IH} = 0.7 V _{DDD} , See Figure 7	-200	-0.7	200	nA
I _{IH}	Low-level input current	V _{IL} = 0.3 V _{DDD} , See Figure 7	-200	0.5	200	nA
C _{IN}	Input capacitance	V _I = TBD		1.5		pF

⁽¹⁾ All typical values are at 25°C and with 1.8 V supply unless otherwise noted.

⁽²⁾ I_{IL(hold)} is the input current the bus-hold input stage is able to source to maintain a low logic level; The bus-hold current becomes minimal as the input approaches GND. I_{IL(hold)} is the least amount of current a camera output must source to overcome the bus hold and force a high signal.

⁽³⁾ $I_{IH(hold)}$ is the input current the bus-hold input stage is able to source to maintain a high logic level. The bus-hold current becomes minimal as the input approaches V_{DDIO} . $I_{IL(hold)}$ is the least amount of current a camera output must be able source to overcome the bus hold and switch to a low signal.



6.8 Switching Characteristics


over recommended operating conditions (unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _r	$20\%\mbox{-to-}80\%$ differential output signal rise time	f _{DCLK} =3.5 MHz Figure 11	z, See Figure 10 and	360	460	730	ps
t _f	20%-to-80% differential output signal fall time	f _{DCLK} =3.5 MHz Figure 11	z, See Figure 10 and	360	460	730	ps
t _{s(DOUT)}	Setup time DOUT valid before CLK+ rising edge		FSEL = 0, f _{DCLK} = 13 MHz FSEL = 1, f _{DCLK} = 26 MHz	3.327 1.163	4.2 1.8		ns
t _{h(DOUT)}	Hold time DOUT valid before CLK+ ringing edge	See Figure 9	FSEL = 0, f _{DCLK} = 13 MHz FSEL = 1, f _{DCLK} = 26 MHz	4.627 2.463	5.4 3.0		ns
$t_{pd(L)}$	Propagation delay time, input to serial output (data latency)	TXEN at V_{DDD} R _L = 100 Ω , So	, V _{IH} = V _{DDD} , V _{IL} =GND, ee Figure 12	4.5/f _{DCLK}	4.7/f _{DCLK}	5.5/f _{DCLK}	
t _H x f _{CLKO}	Output CLK duty cycle			0.45	0.50	0.55	
t _{GS}	TXEN glitch suppression pulse width (2)	V _{IH} = V _{DDD} , V _{IL} =GND, TXEN toggles between V _{IL} and V _{IH} , See Figure 14		3.8		10	μs
t _{pwnup}	Enable time from power down (↑TXEN)	MODE at V _{DD} ; time from TXEDN pulled high to CLK and DOUT outputs enabled and transmit valid data; See Figure 14		100	100µs + 2×VS↑		μs
t _{pwrdn}	Disable time from active mode (\pm\TXEN)	TXEN is pulled low during transmit mode; time measurement until output becomes disabled and PLL is shutdown; See Figure 14				11	μs
t _{wakup}	Enable time from standby (↑↓DCLK)	TXEN and MODE at V _{DD} ; device in standby; time measurement from DCLK starts switching to CLK and DOUT enabled and transmit valid data; See Figure 15		100	100μs + 2×VS↑		μѕ
t _{sleep}	Disable time from standby (DCLK stopping)	TXEN at V _{DD} ; device in transmitting; time measurement from DCLK input signal stops starts until CLK + DOUT outputs becomes disabled and PLL is shutdown, See Figure 15			<8/f _{DCLK}	100	μs

All typical values are at 25° C and with 1.8 V supply unless otherwise noted. The TXEN input incorporates glitch-suppression circuitry to disregard short input pulses. t_{GS} is the duration of either a high-to-low or lowto-high transition that is suppressed.

STRUMENTS


6.9 Typical Characteristics



120 bs Cycle-to-Cycle Output Jitter 100 80 60 FSEL = 1 FSEL = 0 40 20 0) 15 **f - Frequency - MHz** 30 0

Figure 1. Differential Output Swing V_{OD} as a Function DCLK

Figure 2. Cycle-to-Cycle Output Jitter









Figure 3. Bus Hold Leakage Current







The asymmetrical setup and hold time is optimized to meet OMAP processor input timing.

Figure 6. SN65LVDS315 Output Clock and Data

Figure 5. SN65LVDS315 Output Data and Clock Signal at 208 mbps

Submit Documentation Feedback

Copyright © 2007-2014, Texas Instruments Incorporated



7 Parameter Measurement Information




Figure 7. I/O Voltage and Current Definition




Figure 8. Input Signal Setup and Hold Time Definition T_{DS} And T_{DH}




Figure 9. Output Signal Setup and Hold Time Definition $T_{s(DOUT)}$ And $T_{h(DOUT)}$







Figure 10. Rise and Fall Time Definition



NOTES:

A. 88 MHz output test pattern on CLK output and 44 MHz output test pattern on DOUT; this is achieved by:

1. MODE = 0
2. f_{PCLK} = 11 MHz

- 3. Inputs D0 = D2 = D4 = D6 = VDDIO and D1 = D3 = D5 = D7 = GND
- B. C1 and C2 include instrumentation and Fixture capacitance; +/- 20%
- C. R1 and R2 tolerance +/- 1%
- D. The measurement of $V_{OCM}(PP)$ and $V_{OC}(SS)$ are taken with test equipment bandwidth > 1 GHz

Figure 11. Driver Output Voltage Test Circuit and Definitions




Figure 12. TPD(L) Propagation Delay Input to Output






Figure 13. Power Supply Noise Test Set-Up




Figure 14. Glitch Suppression Enable/Disable Time




Figure 15. Standby Detection

Copyright © 2007–2014, Texas Instruments Incorporated



7.1 Typical Blanking Power Consumption Test Pattern

During blanking VS is low, and the SN65LVDS315 data output DOUT presents a high signal. The typical power consumption test patterns during the blanking time consists of one data word. The pattern repeats itself throughout the entire measurement.

Table 1. Typical IC Power Consumption Test During Blanking

WORD	TEST PATTERN			
WORD	D[7:0]	vs	HS	
1	0x00	0	х	

7.2 Maximum Power Consumption Test Pattern

The maximum (or worst-case) power consumption of the SN65LVDS315 is tested using an alternating 1010 test pattern. The pattern repeats itself throughout the entire measurement.

Table 2. Worst Case IC Power Consumption Test Pattern 1

WORD	TEST PATTERN			
WORD	D[7:0]	vs	HS	
1	0x00	1	1	
2	0xFF	1	1	

Product Folder Links: SN65LVDS315

John Documentation Feedback



7.3 Jitter Performance

The jitter performance of the SN65LVDS315 is tested using a pattern that stresses the interconnect, particularly to test for ISI. The test pattern uses very long run lengths of consecutive bits. The pattern incorporates very high and low data rates, and maximizes switching noise. The pattern is self-repeating for the duration of the test.

Table 3. Jitter Test Pattern

wonn		TEST PATTERN	
WORD	D[7:0]	VS	HS
1	0x00	1	1
2	0x00	1	1
3	0x00	1	1
4	0x01	1	1
5	0x03	1	1
6	0x07	1	1
7	0x18	1	1
8	0xE7	1	1
9	0x35	1	1
10	0x02	1	1
11	0x54	1	1
12	0xA5	1	1
13	0xAD	1	1
14	0x55	1	1
15	0xA6	1	1
16	0xA6	1	1
17	0x55	1	1
18	0x55	1	1
19	0xAA	1	1
20	0x52	1	1
21	0x5A	1	1
22	0xAB	1	1
23	0xFD	1	1
24	0xCA	1	1
25	0x18	1	1
26	0xE7	1	1
27	0xF8	1	1
28	0xFC	1	1
29	0xFE	1	1
30	0xFF	1	1
31	0xFF	1	1
32	0xFF	1	1

Copyright © 2007–2014, Texas Instruments Incorporated



8 Detailed Description

8.1 Overview


The SN65LVDS315 is a camera serializer that converts 8-bit parallel camera data into MIPI-CSI1 or SMIA CCP compliant serial signals.

The parallel data is latched in with the pixel clock input DCLK on the falling clock edge (D0:D7), and the control inputs VS and HS are used to determine line and frame synchronization. According the state of HS and VS, the SN65LVDS315 shall generate a synchronization code (Start of frame SOF, End Of Frame EOF, Start Of Line SOL and End Of Line EOL) which will be included into the streaming data. Subsequently The latched data are serialized and transmitted by the SubLVDS driver (could be either input data or synchronization code). And the frequency of the differential output clock is eight times the input pixel clock rate.

The SN65LVDS315 has implemented an extra control for each frame size. If the MODE pin is high, then the device shall generate an EOF synchronization code when the number of transmitted lines belonging to the same frame reach the maximum allowed, in order to avoid a frame overflow.

The SN65LVDS315 supports three power modes (shutdown, standby and active) to conserve power. The TXEN input may be used to put the SN65LVDS315 in a shutdown mode. The SN65LVDS315 enters an active standby mode if the input clock, DCLK, stops. This minimizes power consumption without the need for controlling an external pin.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Frame Counter Size

The maximum size of *frame_count* is limited to 2046 lines. Transmitting more than 2046 active lines within one frame causes an error if MODE is held high.



Feature Description (continued)

8.3.2 Data Formats

The SN65LVDS315 supports the transfer of following data formats:

Table 4. Supported Data Formats

DATA TYPE	ABBR.	COMMENT
YUV 422 image data	YUV422	D[0:7] inputs are used as data inputs; The host processor must be configured to receive YUV 422 data; the SN65LVDS315 is transparent to these data formats (no special configuration required); The camera sensor must provide a UYVY output data sequence (e.g. U1,Y1,V1,Y2,U2,Y3,V3,Y4,U3,Y5)
YUV 420 image data	YUV420	D[0:7] inputs are used as data inputs; The host processor must be configured to receive YUV 420 data; the SN65LVDS315 is transparent to these data formats (no special configuration required); The camera sensor must provide an odd/even (or UYY/ VYY) output data sequence (e.g. odd like U1,Y1,Y2,U3,Y3,Y4, followed by an even line V1,Y1,Y2,V3,Y3,Y4,)
RGB 888 image data	RGB888	D[0:7] inputs are used as data inputs; The host processor must be configured to receive RGB888 data; the SN65LVDS315 is transparent to these data formats (no special configuration required); The camera sensor must provide an output data sequence of B1,G1,R1,B2,G2,R2,
RGB 565 image data	RGB565	This data format can only be supported if the camera sensor outputs a 16-bit data format (two output bytes of 8-bit each) with the following format:
		First byte: B[0:4] and G[0:2] (G2 is MSB on device input D7)
		Second byte: G[3:5] and R[0:4] (R4 is MSB on device input D7)
Raw bayer, 8-bit image data	RAW8	D[0:7] inputs are used as data inputs; The host processor must be configured to receive RAW8 data; The camera line length should be a multiple of 4 pixel; the SN65LVDS315 is transparent to these data formats (no special configuration required); The camera sensor must provide an output data sequence of P1,P2,P3,P4,,

Following data formats are not supported by the SN65LVDS315:

RGB 444 image data
 Raw Bayer 10-bit image data

Raw Bayer 6-bit image data
 Raw Bayer 12-bit image data

Raw Bayer 7-bit image dataJPEG 8-bit data

8.3.3 Parallel Input Port Timing Information

The parallel input data must comply with the following signal timing:




Figure 16. Parallel Input Timing Diagram

Product Folder Links: SN65LVDS315

The relationship between frame sync and line sync shall be the following:






Figure 17. VS and HS Timing Diagram

8.3.4 MIPI CSI-1 / CCP2-Class 0 Interface

When MODE is held low, the SN65LVDS315 provides a MIPI CSI-1 compliant serial output. The output data on DOUT is set on each falling edge of the differential clock signal, CLK. The CSI-1/CCP2 receiver should latch the data in on the rising CLK edge. The clock signal is free running (and not gated as optional in the CCP2 spec). The data format is bytewise (8-bit boundary) with the least significant bit (LSB) sent first. When nothing is being transferred (e.g. during blanking), DOUT remains high, except during power shutdown.




Figure 18. Data and Clock Output in CSI-1/CCP2
Camera Mode Class-0 Transferring a Data Sequence of 0XFF011223H



8.3.5 Frame Structure and Synchronization Codes

Camera images are transferred in frames. Each frame contains one camera image. Each frame consists of a number of lines. A frame is always larger than the number of visible lines. The non-visible lines within a frame are called frame blanking. Frame blanking must be signaled on the SN65LVDS315 parallel input via a low VS signal. Each line within a frame has an invisible area as well — this area is called line blanking, and is indicated with a low HS signal. The CSI-1/CCP2-compliant output only transmits visible pixels within each frame. During line and frame blanking (also called horizontal and vertical blanking), the data output is set high. To indicate the line start, line end, frame start, and frame end, the SN65LVDS315 transmits synchronization codes.

Four synchronization codes are generated and embedded in the serial bit-stream:

Start Of Line Code	SOL=0xFF00:0000	This code identifies the start of a new line SOL; It is received for every line, except for the first line, which starts with a FSC
End Of Line Code	EOL=0xFF00:0001	This code identifies the end of a line EOL; It is received for every line, except for the last line, which ends with a FEC
Start of Frame Code	SOF=0xFF00:0002	This code identifies the start of a new frame SOF
End of Frame Code	EOF=0xFF00:0003	This code identifies the end of the last line and the end of the current frame EOF

Every default code starts with a set of eight 1s and sixteen 0s that are never received in pixel data (as having eight 1s and sixteen 0s is not allowed in pixel data).



8.3.6 Preventing Wrong Synchronization

To avoid actual pixel data from being erroneously interpreted as a control command, the SN65LVDS315 incorporates bit manipulation. If the SN65LVDS315 parallel input detects a bit sequence of eight 1s followed by sixteen 0s, it replaces the LSB of the 0x00 parallel input word with a one instead of a zero (so the actual pixel value will be adjusted from 0x00 to 0x01). Here are a few examples:

input code on DIN: 0xFF.00.00 serial output sequence on D0: 0xFF.00.01 input code on DIN: 0xFE.01.00.00 serial output sequence on D0: 0xFE.01.01.00

D[7:0] parallel in	nput Code			serial output co	de before correc	tion	
Byte 1	Byte 2	Byte 3	Byte 4				
MSB—LSB	MSB—LSB	MSB—LSB	MSB—LSB	1	time		→
11111111	00000000	00000000	XXXXXXX	11111111	00000000	00000000	xxxxxxx
1111111 x	00000001	00000000	0xxxxxxx	x1111111	10000000	00000000	0xxxxxxx
111111 xx	00000011	00000000	00 xxxxx	xx111111	11000000	00000000	00xxxxxx
11111 xxx	00000111	00000000	000xxxxx	xxx11111	11100000	00000000	000xxxxx
1111 xxxx	00001111	00000000	0000xxxx	xxxx1111	11110000	00000000	0000xxxx
111xxxxx	00011111	00000000	xxx 00000	xxxxx111	11111000	00000000	00000xxx
11xxxxxx	00111111	00000000	xx 0000000	xxxxxx11	11111100	00000000	000000xx
1 xxxxxx	01111111	00000000	x 00000000	xxxxxxx1	11111110	00000000	0000000x
	1	↓			<u> </u>	\downarrow	
D[7:0] parallel inp	out Code (correcte	ed)		serial output cod	e after correction		
Byte 1	Byte 2	Byte 3	Byte 4				
MSB—LSB	MSB—LSB	MSB—LSB	MSB—LSB	time			→
11111111	00000000	0000001	XXXXXXX	11111111	00000000	10000000	xxxxxxx
11111111 x	00000001	0000001	0xxxxxxx	x1111111	10000000	10000000	0xxxxxxx
111111 xx	00000011	0000001	00 xxxxxx	xx111111	11000000	10000000	00xxxxxx
11111 xxx	00000111	0000001	000xxxxx	xxx11111	11100000	10000000	000xxxxx
1111 xxxx	00001111	0000001	0000xxxx	xxxx1111	11110000	10000000	0000xxxx
111 xxxxx	00011111	0000001	xxx00000	xxxxx111	11111000	10000000	00000xxx
11xxxxxx	00111111	0000001	xx 000000	xxxxxx11	11111100	10000000	000000xx
1xxxxxxx	01111111	0000001	x 00000000	xxxxxxx1	11111110	10000000	0000000x



8.3.7 Frame Structure

The next two graphs show the construction and transmission of a frame:




Figure 19. Frame Structure




Figure 20. Data and Clock Output in CSI-1 / CCP2 Camera Mode Class-0 Transferring a Data Sequence of 0XFF011223H

8.3.8 VS and HS Timing to Generate the Correct Control Signals

The VS and HS timing received from camera sensors varies. The SN65LVDS315 responds in the following way:

Frame Start and Line Start

Frame start is indicated by a VS transition from low to high. The rising edge on HS following the VS high transition or occurring simultaneously with VS indicates the first valid data line and initiates the transmission of SOF.

Any additional rising edge on HS initiates transmission of SOL until VS is de-asserted to low.

Line End and Frame End


A falling edge of HS indicates the end of a valid line, causing the SN65LVDS315 to transmit the EOL data word.

Submit Documentation Feedback

EOL1**X**EOL2**X**EOL3**X**EOL4

HS

If HS and VS are set low with the same DCLK cycle, the device will transmit EOF instead of EOL.



Ideally, the VS and HS falling edge occur during the same clock period. In such case, the MODE input can be kept low (MODE=0), and the response of the SN65LVDS315 output to the parallel input data looks like the following:






Figure 21. VS and HS Timing

Caution: Some camera sensors generate a frame sync (VS) signal that lasts longer than the HS of the last visible line. In such case, and with **MODE = low**, the SN65LVDS315 transmits EOL during the last HS low transition and transmits EOF when VS transitions low. If the CSI-1 receiver can tolerate receiving EOL followed by EOF, it is recommended to keep the MODE input pin set to low.



If the CSI-1 receiver cannot tolerate reception of an EOL packet followed by an EOF packet, the SN65LVDS315 can also be configured in a mode that allows it to predict the number of visible lines and generate an EOF packet at the proper time. A high level on the the **MODE input** enables a line counter within the SN65LVDS315 that counts every HS rising edge while VS is high. The OMAP processors require the MODE signal to be set high.



The counter value is stored into register *frame_count* when VS transitions low and the counter is reset to zero. When the counter reaches the value stored in *frame_count*, an EOF packet is transmitted instead of the EOL packet. As long as the active number of lines remains constant, this implementation ensures proper transmission of EOF.

If, however, the camera sensor changes the number of transmitted lines during active transmission, the EOF will not be generated properly for that particular frame.

If the number of lines transmitted by the camera sensor increases, an EOF will be sent too early. All active lines following EOF are then ignored during this particular frame. Blanking will be signaled instead. The *frame_count* register will be updated at the end of the frame in order to properly transmit the next frame.

Product Folder Links: SN65LVDS315

22






Figure 22. MODE Implementation Example 1

If the number of lines transmitted by the camera sensor decreases, EOL will be sent improperly after the last camera line. When VS is detected low, the EOF command will follow.




Figure 23. MODE Implementation Example 2

Product Folder Links: SN65LVDS315



8.4 Device Functional Modes

8.4.1 Powerdown Modes

The SN65LVDS315 transmitter has two power-down modes to facilitate efficient power management.

8.4.1.1 Shutdown Mode

The SN65LVDS315 enters shutdown mode when the TXEN terminal is asserted low. This turns off all transmitter circuitry, including the CMOS input, PLL, serializer, and SubLVDS transmitter output stage. All outputs are high impedance. Current consumption in shutdown mode is nearly zero.

8.4.1.2 Standby Mode

The SN65LVDS315 enters the standby mode if TXEN is high and the DCLK input signal frequency is less than 500 kHz. All circuitry except the DCLK input monitor is shut down, and all outputs enter the high-impedance state. The current consumption in standby mode is low. When the DCLK input signal is completely stopped, the IDD current consumption is minimized.

NOTE

Leaving the TXEN, FSEL or MODE input floating (left open) allows leakage currents to flow from V_{DD} to GND. To prevent excessive leakage current, a CMOS gate must be kept at a valid logic level, either high (above V_{IH} min) or low (below V_{IL} min). This can be achieved by applying an external voltage or ground to these inputs. Inputs Dx, VS, HS, and DCLK incorporate bus hold, and can be left floating or tied high or low. Switching inputs also causes increased leakage currents. Only if no input signal is switching will the I_{DD} current be at its minimum.

8.4.2 Active Modes

When TXEN is high and the DCLK input clock frequency is higher than 3 MHz, the SN65LVDS315 enters the active mode. Current consumption in the active mode depends on operating frequency and the number of data transitions in the data payload.

8.4.2.1 Acquire Mode (PLL Approaches Lock)

The PLL is enabled and attempts to lock to the input clock. All outputs remain in the high-impedance state. First, the PLL monitor waits until it detects stable PLL operation. If MODE is set low, the digital core will wait for one VS low-to-high transition (new frame start) before the device switches from the acquire mode to the transmit mode. This ensures that the outputs turn on when a new image frame is transmitted by the camera sensor. If MODE is set high, the digital core will wait for two (instead of one) VS low-to-high transitions before the device switches from the acquire mode to the transmit mode. This not only ensures that the device waits for a new camera frame, but also allows the internal SN65LVDS315 counter to be initiated with the proper line count. For proper device operation, the pixel-clock frequency (f_{DCLK}) must fall within the valid f_{DCLK} range specified under recommended operating conditions. If the pixel clock frequency is higher than 3 MHz but lower than f_{DCLK}(min), the SN65LVDS315 PLL is enabled. Under such conditions, it is possible for the PLL to lock temporarily to the pixel clock, causing the PLL monitor to release the device into transmit mode. If this happens, the PLL may or may not be properly locked to the pixel clock input, potentially causing data errors, frequency oscillation, and PLL deadlock (loss of VCO oscillation).

8.4.2.2 Transmit Mode

After the PLL achieves lock, the device enters the normal transmit mode. The CLK and DOUT terminals output CSI-1 compliant serial data.

8.4.3 Status Detect and Operating Modes Flow Diagram

The SN65LVDS315 switches between the power saving and active modes in the following way:



Device Functional Modes (continued)




Figure 24. Status Detect and Operating Modes Flow Diagram

Table 5. Status Detect and Operating Modes Descriptions

MODE	CHARACTERISTICS	CONDITIONS
Shutdown Mode	Least amount of power consumption (most circuitry turned off); All outputs high impedance.	TXEN is low for longer than 10 $\mu s^{(1)}$ (2)
Standby Mode	Low power consumption (only clock activity circuit active; PLL is disabled to conserve power); all outputs are high impedance.	TXEN is high for longer than 10 $\mu s;$ DCLK input signal is missing or inactive. $^{(2)}$
Acquire Mode	PLL tries to achieve lock; if MODE is high, initiate line counter (to place EOF at proper position); All outputs are high impedance.	TXEN is high; DCLK input monitor detected input activity.
Transmit Mode	Data transfer (normal operation); transmitter serializes data and transmits data on serial output.	TXEN is high and PLL is locked to the incoming clock.

⁽¹⁾ In Shutdown Mode, all SN65LVDS315 internal switching circuits (e.g., PLL, serializer, etc.) are turned off to minimize power consumption. The input stage of any input pin remains active.

Table 6. Mode Transition Use Cases

MODE TRANSITION	USE CASE		TRANSITION SPECIFICS
Shutdown -> Standby	Set TXEN high to enable		TXEN high > 10 μs
	transmitter	2.	Transmitter enters Standby mode
			a. All outputs are in high-impedance state.
			b. Transmitter turns on clock input monitor
Standby-> Acquire	DCLK input activity detected	1.	DCLK input monitor detects clock input activity;
			Outputs remain in high-impedance state.
			PLL circuit is enabled

⁽²⁾ Leaving inputs unconnected can cause random noise to toggle the input stage and potentially harm the device. All CMOS inputs without an internal bus hold (e.g. FSEL, TXEN, MODE) must be tied to a valid logic level during shutdown or standby Mode.



Table 6. Mode Transition Use Cases (continued)

MODE TRANSITION	USE CASE	TRANSITION SPECIFICS
Acquire -> Transmit	Device is ready to transfer data	PLL is active and approaches lock
		2. PLL achieves lock within t _{wakeup}
		3. Parallel data input latches into shift register.
		4. Data input patterns are monitored and the line counter is initialized
		5. CLK output turns on
		6. DOUT turns on and sends out first serial data bit.
Transmit -> Standby	Request transmitter to enter	DCLK Input monitor detects missing DCLK.
	standby mode by stopping DCLK	2. Transmitter indicates standby, putting all outputs into high-impedance state.
		3. PLL shuts down.
		4. DCLK activity input monitor remains active.
Transmit/Standby ->	Turn off transmitter by pulling	1. TXEN pulled low for > t _{pwrdn} .
Shutdown	TXEN low	2. Transmitter indicates standby by switching output CLK+ and CLK- into high-impedance state.
		3. Transmitter drives DOUT into high-impedance state.
		4. Most IC circuitry is shut down for least power consumption.

Submit Documentation Feedback

Copyright © 2007–2014, Texas Instruments Incorporated



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The typical application for the SN65LVDS315 is the video streaming, where the device communicates the image sensor and the video processor, the SN65LVDS315 takes the video data from the image sensor in parallel format, then it serializes and sends this information in MIPI CSI-1.

9.1.1 Receiver Termination Requirement

The SN65LVDS315 outputs two differential lanes that must be specially terminated near the CSI-1 receiver device. As shown in Figure 25, place two resistors and one capacitor in each lane (within ±20% to the values shown). There are two possible implementations, based on whether the termination inside the receiver device can be disabled. If it can be disabled, place the components as close to the receiver as possible. This RC filter is a requirement that adds stability to the common mode voltage.




Figure 25. CSI-1 Receiver Device Termination

9.1.2 Preventing Control Inputs From Increased Leakage Currents

To ensure the lowest possible leakage current during standby or power down, all inputs must be held static. Any kind of input switching will cause increased leakage current. Hold inputs TXEN and MODE either at V_{IH} or V_{IL} . The LVDS315 incorporates a bus-hold feature on the D[0:7] inputs, DCLK, VS, and HS. This feature ensures that the input-stage leakage current is minimized during times when the camera output is in a high impedance state. Inputs with the bus-hold feature can be left open without the need of an external pullup or pulldown. This feature minimizes the power consumption of standby and power down modes in particular.



Application Information (continued)




Figure 26. Bus-Hold Circuit

9.2 Typical Application

9.2.1 VGA Camera Application

Figure 27 shows a possible implementation of a 10-Mpixel camera transfer with 30Hz frame refresh rate. The SN65LVDS315 interfaces to the OMAP2420, a TI application processor with integrated CSI receiver. The pixel clock rate is 11 MHz, assuming ≈20% blanking overhead. The application assumes 8-bit color resolution.




Figure 27. Typical VGA Display Application



Typical Application (continued)

9.2.1.1 Design Requirements

PARAMETERS	VALUE
VDD supply voltage	1.8 V to 3.3 V
VDDPLLD, VDDPLLA & VDDLVDS supply voltage	1.8 V
Input frequency	3.5 to 27 MHz (fixed to 11 MHz)
8-bit parallel input data	YUV422, YUV420, RGB888, RGB565 & RAW8
Input clock period jitter	5 ps-rms

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Calculation Example: VGA Camera Sensor

The following calculation shows an example for a VGA camera with following parameter:

display resolution: 640 x 480 frame refresh rate: 30 fps

vertical visible pixel: 480 lines vertical blanking: 10 lines

horizontal visible pixel: 640 columns horizontal blanking: 5 columns




Figure 28. VGA - Full Frame Composition

Calculation of the total number of pixel and Blanking overhead:

visible area pixel count: $640 \times 480 = 307,200 \text{ pixel}$

total frame pixel count: $(640+5) \times (480+10) = 316,050$ pixel blanking overhead: (316,050-307,200) div 307,200 = 2.8%

The application requires following serial link parameters:

pixel clk frequency: $f_{DCLK} = 316.050 \times 30 \text{ Hz} = 9.5 \text{ MHz}$

DOUT serial data rate: $dR = f_{DCLK} x8 = 76 \text{ Mbps}$ CLK output clock rate: $f_{CLK} = f(dR) = 76 \text{ MHz}$



9.2.1.2.2 Typical Application Frequencies


The SN65LVDS315 in display mode supports pixel clock frequencies from 7 MHz to 27 MHz (which translates to DCLK frequencies of 56 MHz to 208 MHz). Table 7 provides a few typical display resolution examples. Table 7 also shows the assumed blanking overhead, which often times is smaller in the final application, resulting in a lower data rate.

9.2.1.2.2.1 8-Bit Camera Application

Table 7. Typical Application Data Rates And Serial Lane Usage

VISIBLE PIXEL COUNT	CONTROL OVERHEAD	FRAME REFRESH RATE	DCLK PIXEL CLOCK FREQUENCY [MHz]	DATA RATE ON DO WITH LS=0	f(CLK)
307,200	14%	10 Hz	3.5 MHz	28 Mbps	28 MHz
307,200	2%	15 Hz	4.7 MHz	38 Mbps	38 MHz
307,200	10%	30 Hz	10.1 MHz	81 Mbps	81 MHz
3,000,000	10%	7 Hz	23.1 MHz	185 Mbps	185 MHz
4,000,000	10%	5 Hz	22.0 MHz	176 Mbps	176 MHz
5,000,000	10%	4 Hz	22.0 MHz	176 Mbps	176 MHz
6,000,000	10%	3 Hz	19.8 MHz	158 Mbps	158 MHz
8,000,000	10%	2 Hz	17.6 MHz	141 Mbps	141 MHz
10,000,000	10%	2 Hz	22.0 MHz	176 Mbps	176 MHz
12,000,000	10%	2 Hz	25.1 MHz	201 Mbps	201 MHz
	307,200 307,200 307,200 3,000,000 4,000,000 5,000,000 6,000,000 8,000,000	PIXEL COUNT OVERHEAD 307,200 14% 307,200 2% 307,200 10% 3,000,000 10% 4,000,000 10% 5,000,000 10% 6,000,000 10% 8,000,000 10% 10,000,000 10%	VISIBLE PIXEL COUNT CONTROL OVERHEAD REFRESH RATE 307,200 14% 10 Hz 307,200 2% 15 Hz 307,200 10% 30 Hz 3,000,000 10% 7 Hz 4,000,000 10% 5 Hz 5,000,000 10% 4 Hz 6,000,000 10% 3 Hz 8,000,000 10% 2 Hz 10,000,000 10% 2 Hz	VISIBLE PIXEL COUNT CONTROL OVERHEAD REFRESH RATE BCLK PIXEL CLOCK FREQUENCY [MHz] 307,200 14% 10 Hz 3.5 MHz 307,200 2% 15 Hz 4.7 MHz 307,200 10% 30 Hz 10.1 MHz 3,000,000 10% 7 Hz 23.1 MHz 4,000,000 10% 5 Hz 22.0 MHz 5,000,000 10% 4 Hz 22.0 MHz 6,000,000 10% 3 Hz 19.8 MHz 8,000,000 10% 2 Hz 17.6 MHz 10,000,000 10% 2 Hz 22.0 MHz	VISIBLE PIXEL COUNT CONTROL OVERHEAD REFRESH RATE DCLK PIXEL CLOCK FREQUENCY [MHz] DATA HATE ON DO WITH LS=0 307,200 14% 10 Hz 3.5 MHz 28 Mbps 307,200 2% 15 Hz 4.7 MHz 38 Mbps 307,200 10% 30 Hz 10.1 MHz 81 Mbps 3,000,000 10% 7 Hz 23.1 MHz 185 Mbps 4,000,000 10% 5 Hz 22.0 MHz 176 Mbps 5,000,000 10% 4 Hz 22.0 MHz 176 Mbps 6,000,000 10% 3 Hz 19.8 MHz 158 Mbps 8,000,000 10% 2 Hz 17.6 MHz 141 Mbps 10,000,000 10% 2 Hz 22.0 MHz 176 Mbps

9.2.1.3 Application Curve






Figure 30. Supply Current I_{DD} Over PCLK Frequency

Submit Documentation Feedback

Copyright © 2007–2014, Texas Instruments Incorporated



10 Power Supply Recommendations

The SN65LVDS315 was designed to operate reliably in a constricted environment with other digital switching ICs. In cell phone designs, the SN65LVDS315 often shares a power supply with various other ICs. The SN65LVDS315 can operate with power supply noise as specified in *Recommended Operating Conditions*. To minimize the power supply noise floor, provide good decoupling near the SN65LVDS315 power pins. The use of four ceramic capacitors (two 0.01 μ F and two 0.1 μ F) provides good performance. At the very least, it is recommended to install one 0.1 μ F and one 0.01 μ F capacitor near the SN65LVDS315. To avoid large current loops and trace inductance, the trace length between decoupling capacitor and IC power inputs pins must be minimized. Placing the capacitor underneath the SN65LVDS315 on the bottom of the pcb is often a good choice.

11 Layout

11.1 Layout Guidelines

- Use 45 degree bends (chamfered corners), instead of right-angle (90°) bends. Right-angle bends increase the
 effective trace width, which changes the differential trace impedance creating large discontinuities. A 45°
 bends is seen as a smaller discontinuity.
- Place passive components within the signal path, such as source-matching resistors or ac-coupling capacitors, next to each other. Routing as in case a) creates wider trace spacing than in b), the resulting discontinuity, however, is limited to a far narrower area.
- When routing traces next to a via or between an array of vias, make sure that the via clearance section does not interrupt the path of the return current on the ground plane below.
- Avoid metal layers and traces underneath or between the pads off the DisplayPort connectors for better impedance matching. Otherwise they will cause the differential impedance to drop below 75 Ω and fail the board during TDR testing.
- Use solid power and ground planes for 100 Ω impedance control and minimum power noise.
- For a multilayer PCB, it is recommended to keep one common GND layer underneath the device and connect all ground terminals directly to this plane.
- For 100 Ω differential impedance, use the smallest trace spacing possible, which is usually specified by the PCB vendor.
- Keep the trace length as short as possible to minimize attenuation.
- Place bulk capacitors (for example, 10 μF) close to power sources, such as voltage regulators or where the power is supplied to the PCB.



11.2 Layout Example



Figure 31. 8-Layers PCB Example




Figure 32. Footprint Example



Layout Example (continued)




Figure 33. PCB Routing Example



12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVDS315RGER	ACTIVE	VQFN	RGE	24	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	LVDS315	Samples
SN65LVDS315RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	LVDS315	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS315RGER	VQFN	RGE	24	2500	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
SN65LVDS315RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION


www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS315RGER	VQFN	RGE	24	2500	356.0	356.0	35.0
SN65LVDS315RGET	VQFN	RGE	24	250	210.0	185.0	35.0

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated