

The following document contains information on Cypress products. The document has the ordering part numbering with the prefix "S". Cypress will offer these products to new and existing customers with the updated ordering part number (updated last digit).

How to Check the Ordering Part Number

- 1. Go to www.cypress.com/pcn.
- 2. Enter the keyword (for example, ordering part number) in the **SEARCH PCNS** field and click **Apply**.
- 3. Click the corresponding title from the search results.
- 4. Download the Affected Parts List file, which has details of all changes

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, smart home appliances, consumer electronics and medical products. Cypress' microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first. Cypress is committed to providing customers with the best support and development resources on the planet enabling them to disrupt markets by creating new product categories in record time. To learn more, go to www.cypress.com.





32-bit Arm® Cortex®-M0+ FM0+ Microcontroller

The S6E1A Series is a series of highly integrated 32-bit microcontrollers designed for embedded controllers aiming at low power consumption and low cost.

This series has the Arm Cortex-M0+ Processor with on-chip Flash memory and SRAM, and consists of peripheral functions such as various timers, ADCs and communication interfaces (UART, CSIO, I2C, LIN).

The products which are described in this data sheet are placed into TYPE1-M0+ product categories in "FM0+ Family PERIPHERAL MANUAL".

Features

32-bit Arm Cortex-M0+ Core

- ■Processor version: r0p1
- ■Maximum operating frequency: 40 MHz
- Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 32 peripheral interrupt with 4 selectable interrupt priority levels
- ■24-bit System timer (Sys Tick): System timer for OS task management

Bit Band operation

Compatible with Cortex-M3 bit band operation

On-Chip Memories

- ■Flash memory
 - □ Up to 88 Kbyte
 - □ Read cycle:0 wait-cycle
 - ☐ Security function for code protection

■SRAM

The on-chip SRAM of this series has one independent SRAM.

□ SRAM: 6 Kbyte

Multi-function Serial Interface (Max 3channels)

- ■128 bytes with FIFO in all channels (The number of FIFO steps varies depending on the settings of the communication mode or bit length.)
- The operation mode of each channel can be selected from one of the following.
 - □ UART
 - □ CSIO

 - □ I²C
- **■**UART
 - □ Full duplex double buffer
 - □ Parity can be enabled or disabled.
 - □ Built-in dedicated baud rate generator
 - □ External clock available as a serial clock
- Various error detection functions (parity errors, framing errors, and overrun errors)

■CSIO

- □ Full duplex double buffer
- □ Built-in dedicated baud rate generator
- □ Overrun error detection function
- ☐ Serial chip select function (ch.1 and ch.3 only)
- □ Data length: 5 to 16 bits

I IN

- □ LIN protocol Rev.2.1 supported
- □ Full duplex double buffer
- □ Master/Slave mode supported
- □ LIN break field generation function (The length is variable between 13 bits and 16 bits.)
- □ LIN break delimiter generation function (The length is variable between 1 bit and 4 bits.)
- □ Various error detection functions available (parity errors, framing errors, and overrun errors)

■I²C

□ Standard-mode (Max: 100 kbps) supported / Fast-mode (Max 400kbps) supported.



A/D Converter (Max: 8 channels)

- ■12-bit A/D Converter
 - □ Successive approximation type
 - □ Conversion time: 0.8 µs @ 5 V (S6E1A1xC0A) / 2.0 µs (S6E1A1xB0A)
 - ☐ Priority conversion available (2 levels of priority)
 - □ Scan conversion mode
 - ☐ Built-in FIFO for conversion data storage (for scan conversion: 16 steps, for priority conversion: 4 steps)

Base Timer (Max: 4 channels)

The operation mode of each channel can be selected from one of the following.

- ■16-bit PWM timer
- ■16-bit PPG timer
- ■16/32-bit reload timer
- ■16/32-bit PWC timer

General-purpose I/O Port

This series can use its pin as a general-purpose I/O port when it is not used for an external bus or a peripheral function. All ports can be set to fast general-purpose I/O ports or slow general-purpose I/O ports. In addition, this series has a port relocate function that can set to which I/O port a peripheral function can be allocated.

- ■All ports are Fast GPIO which can be accessed by 1cycle
- ■Capable of controlling the pull-up of each pin
- ■Capable of reading pin level directly
- ■Port relocate function
- ■Up to 37 fast general-purpose I/O ports @48pin package
- ■Certain ports are 5 V tolerant.

See "3. Pin Assignment" and "5. I/O Circuit Type" for details of such pins.

Dual Timer (32/16-bit Down Counter)

The Dual Timer consists of two programmable 32/16-bit down counters. The operation mode of each timer channel can be selected from one of the following.

- ■Free-running mode
- ■Periodic mode (= Reload mode)
- ■One-shot mode

Quadrature Position/Revolution Counter (QPRC)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. In addition, it can be used as an up/down counter.

- ■The detection edge for the three external event input pins AIN, BIN and ZIN is configurable.
- ■16-bit position counter
- ■16-bit revolution counter
- ■Two 16-bit compare registers

Multi-function Timer

The Multi-function Timer consists of the following blocks.

- ■16-bit free-run timer × 3 channels
- ■Input capture × 4 channels
- ■Output compare × 6 channels
- ■ADC start compare × 6 channel
- ■Waveform generator × 3 channels
- ■16-bit PPG timer × 3 channels

IGBT mode is contained.

The following function can be used to achieve the motor control.

- ■PWM signal output function
- ■DC chopper waveform output function
- ■Dead time function
- ■Input capture function
- ■ADC start function
- ■DTIF (motor emergency stop) interrupt function

Real-time Clock (RTC)

The Real-time Clock counts year/month/day/hour/minute/second/day of the week from year 00 to year 99.

- ■The RTC can generate an interrupt at a specific time (year/month/day/hour/minute) and can also generate an interrupt in a specific year, in a specific month, on a specific day, at a specific hour or at a specific minute.
- It has a timer interrupt function generating an interrupt upon a specific time or at specific intervals.
- ■It can keep counting while rewriting the time.
- ■It can count leap years automatically.



Watch Counter

The Watch Counter wakes up the microcontroller from the low power consumption mode. The clock source can be selected from the main clock, the sub clock, the built-in high-speed CR clock or the built-in low-speed CR clock.

Interval timer: up to 64 s (sub clock: 32.768 kHz)

External Interrupt Controller Unit

- ■Up to 8 external interrupt input pins
- ■Non-maskable interrupt (NMI) input pin: 1

Watchdog Timer (2 channels)

The watchdog timer generates an interrupt or a reset when the counter reaches a time-out value.

This series consists of two different watchdogs, "hardware" watchdog and "software" watchdog.

The "hardware" watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the "hardware" watchdog is active in any low-power consumption modes except RTC mode and STOP mode.

Clock and Reset

■Clocks

A clock can be selected from five clock sources (two external oscillators, two built-in CR oscillator, and main PLL).

□ Main clock : 4 MHz to 40MHz
□ Sub clock : 32.768 kHz
□ Built-in high-speed CR clock : 4 MHz
□ Built-in low-speed CR clock : 100 kHz

☐ Main PLL clock

■ Resets

- □ Reset request from the INITX pin
- □ Power on reset
- □ Software reset
- □ Watchdog timer reset
- \square Low-voltage detection reset
- □ Clock supervisor reset

Clock Supervisor (CSV)

The Clock Supervisor monitors the failure of external clocks with a clock generated by a built-in CR oscillator.

- If an external clock failure (clock stop) is detected, a reset is asserted.
- If an external frequency anomaly is detected, an interrupt or a reset is asserted.

Low-voltage Detector (LVD)

This series monitors the voltage on the VCC pin with a 2-stage mechanism. When the voltage falls below a designated voltage, the Low-voltage Detector generates an interrupt or a reset.

■LVD1: error reporting via an interrupt

■LVD2: auto-reset operation

Low Power Consumption Mode

This series has four low power consumption modes.

- ■SLEEP
- **■**TIMER
- ■RTC
- **■**STOP

Peripheral Clock Gating

The system can reduce the current consumption of the total system with gating the operation clocks of peripheral functions not used.

Debug

- Serial Wire Debug Port (SW-DP)
- ■Micro Trace Buffer (MTB)

Unique ID

A 41-bit unique value of the device has been set.

Power Supply

Wide voltage range: VCC = 2.7 V to 5.5 V



Contents

1. Product Lineup	
2. Packages	7
3. Pin Assignment	8
4. Pin Descriptions	13
5. I/O Circuit Type	24
6. Handling Precautions	30
6.1 Precautions for Product Design	30
6.2 Precautions for Package Mounting	31
6.3 Precautions for Use Environment	33
7. Handling Devices	34
8. Block Diagram	37
9. Memory Size	38
10. Memory Map	38
11. Pin Status in Each CPU State	41
12. Electrical Characteristics	45
12.1 Absolute Maximum Ratings	45
12.2 Recommended Operating Conditions	46
12.3 DC Characteristics	47
12.3.1 Current Rating	47
12.3.2 Pin Characteristics	50
12.4 AC Characteristics	51
12.4.1 Main Clock Input Characteristics	51
12.4.2 Sub Clock Input Characteristics	52
12.4.3 Built-in CR Oscillation Characteristics	53
12.4.4 Operating Conditions of Main PLL (In the case of using the main clock as the input clock of the PLL)	54
12.4.5 Operating Conditions of Main PLL	
(In the case of using the built-in high-speed CR clock as the input clock of the main PLL)	54
12.4.6 Reset Input Characteristics	55
12.4.7 Power-on Reset Timing	55
12.4.8 Base Timer Input Timing	56
12.4.9 CSIO/UART Timing	57
12.4.10 External Input Timing	73
12.4.11 QPRC Timing	74
12.4.12 I ² C Timing	76
12.4.13 SW-DP Timing	77
12.5 12-bit A/D Converter	78
12.6 Low-voltage Detection Characteristics	81
12.6.1 Low-voltage Detection Reset	81
12.6.2 Low-voltage Detection Interrupt	82
12.7 Flash Memory Write/Erase Characteristics	
12.8 Return Time from Low-Power Consumption Mode	
12.8.1 Return Factor: Interrupt	84
12.8.2 Return Factor: Reset	86
13. Ordering Information	88
14. Package Dimensions	
15. Major Changes	94

S6E1A Series



Document History	96
Sales, Solutions, and Legal Information	97



1. Product Lineup

Memory Size

Product name	S6E1A11B0A S6E1A11C0A	S6E1A12B0A S6E1A12C0A
On-chip Flash memory	56 Kbyte	88 Kbyte
On-chip SRAM	6 Kbyte	6 Kbyte

Function

	Product name		S6E1A11B0A S6E1A12B0A	S6E1A11C0A S6E1A12C0A		
Pin count			32	48/52		
CPU		Cortex-M0+				
	Frequency		40 M			
Power supply v	oltage range		2.7 V to	5.5 V		
Multi-function S (UART/CSIO/I ²			3 ch. (ch.0/ch.1/c			
Base Timer (PWC/Reload t	imer/PWM/PPG)		4 ch. (Max)		
	A/D start compare	6 ch.				
	Input capture	4 ch.				
Multi-function Timer	Free-run timer	3 ch.	1 ui	nit		
	Output compare	6 ch.	i ui	III.		
	Waveform generator	3 ch.				
	PPG	3 ch.				
QPRC			1 ch.			
Dual Timer			1 ui	nit		
Real-time Clock	(1 unit			
Watch Counter			1 ui	nit		
Watchdog time	ſ		1 ch. (SW) +			
External Interru	pt		8 pins (Max)			
I/O port			23 pins (Max)	37 pins (Max)		
12-bit A/D conv			5 ch. (1 unit)	8 ch. (1 unit)		
CSV (Clock Supervisor)		Yes				
LVD (Low-voltage Detection)		2 ch.				
Built-in CR High-speed		4 M				
Low-speed			100 kHz			
Debug Function	1		SW-DP			
Unique ID			Ye	S		

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use
the port relocate function of the I/O port according to your function use.
 See "14. ELECTRICAL CHARACTERISTICS 14.4 AC Characteristics 14.4.3 Built-in CR Oscillation Characteristics" for
accuracy of built-in CR.



2. Packages

Product name Package	S6E1A11B0A S6E1A12B0A	S6E1A11C0A S6E1A12C0A
LQFP: LQB032 (0.80 mm pitch)	0	-
QFN: WNU032 (0.50 mm pitch)	•	-
LQFP: LQA048 (0.50 mm pitch)	-	•
QFN: WNY048 (0.50 mm pitch)	-	•
LQFP: LQC052 (0.65 mm pitch)	-	0

O: Supported


Note:

• See "14. Package Dimensions" for detailed information on each package.



3. Pin Assignment

LQB032




Note:

• The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel.

Use the extended port function register (EPFR) to select the pin.



WNU032




Note:

• The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel.

Use the extended port function register (EPFR) to select the pin.



LQA048




Note:

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these
pins, there are multiple pins that provide the same function for the same channel.
Use the extended port function register (EPFR) to select the pin.



WNY048




Note:

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these
pins, there are multiple pins that provide the same function for the same channel.
Use the extended port function register (EPFR) to select the pin.



LQC052



Note:

• The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.



4. Pin Descriptions

List of Pin Functions

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel.

Use the extended port function register (EPFR) to select the pin.

Pin no.					
LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32	Pin name	I/O circuit type	Pin state type
1	1	-	VCC	-	
			P50		
			INT00_0		
2	2	-	AIN0_2	l*	J
			SIN3_1		
			IC01_0		
			P51		
0			INT01_0	I*	
3	3	-	BIN0_2	T'	J
			SOT3_1		
			P52		
4			INT02_0	1+	J
4	4	-	ZIN0_2	I*	
			SCK3_1		
			P39	E	1
6	5	-	DTTI0X_0		
			ADTG_2		
			P3A		J
			RTO00_0		
			TIOA0_1		
7			AIN0_3	F	
7	6	1	SUBOUT_2		
			RTCCO_2		
			INT03_0		
			SCK0_2		
			P3B		
			RTO01_0		
			TIOA1_1		
8	7	2	BIN0_3	F	J
			SOT0_2		
			INT04_0		
			SCS31_2		



	Pin no.				
LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32	Pin name	I/O circuit type	Pin state type
			P3C		
			RTO02_0		
			TIOA2_1		
9	8	3	ZIN0_3	F	J
			SIN0_2		
			INT05_0		
			SCS30_2		
			P3D		
			RTO03_0		
			TIOA3_1		
10	9	4	INT06_0	F	J
			AINO_0		
			SCK3_2		
			P3E		J
		5	RTO04_0	F	
			TIOA0_0		
11	10		BIN0_0		
			SOT3_2		
			INT15_0		
			P3F		
			RTO05_0		I
12	11	6	TIOA1_0	F	
			ZIN0_0		
			SIN3_2		
13	12	7	VSS	-	
14	13	8	С	-	
15	14	9	VCC	-	
			P46		
16	15	10	X0A	D	E
		11	P47		
17	16		X1A	D	F
18	17	12	INITX	В	С
			P49		
19	18	-	TIOB0_0	E	1
			P4A		
20	19	-	TIOB1_0	E	1



Pin no.					
LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32	Pin name	I/O circuit type	Pin state type
			PE0		
22	20	13	ADTG_1	С	J
22			DTTI0X_1		
	1	1	INT02_2		
23	21	14	MD0	J	D
24	22	15	PE2	Α	Α
			X0		
25	23	16	PE3	A	В
			X1		
26	24	17	VSS	-	<u> </u>
27	25	-	P10	G	К
			AN00		
			P11		
			AN01		L
28	26	18	SIN1_1	—— H*	
			INT02_1		
			FRCK0_2		
			IC02_0		
			P12		L
			AN02		
29	27	19	SOT1_1	H*	
			IC00_2		
			INT01_1		
			P13		
			AN03		
			SCK1_1		
30	28	20	SUBOUT_1	H*	L
			IC01_2		
			RTCCO_1		
			INT00_1		
			P14		
			AN04		
31	29	_	SIN0_1	H*	L
01	23		SCS10_1		
			INT03_1		
			IC02_2		



Pin no.					
LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32	Pin name	I/O circuit type	Pin state type
			P15		
			AN05		
32	30	-	SOT0_1	H*	L
			SCS11_1		
			IC03_2		
			INT15_2		
33	31	21	AVCC	-	
34	32	-	AVRH	-	
35	33	22	AVSS	-	
			P23		
			AN06		
			SCK0_0		
37	34	23	TIOA2_0	G	L
			IC02_1		
			AIN0_1		
			INT04_1		
			P22		L
			AN07		
			SOT0_0		
38	35 24	24	TIOB2_0	G	
			IC03_1		
			ZIN0_1		
			INT05_1		
			P21		
			SIN0_0		
			INT06_1		J
39	36	25	TIOB1_1	E	
			IC01_1		
			BIN0_1		
			FRCK0_0		
41	37	-	P00	E	I
40	20	00	P01		11
42	38	26	SWCLK	E	Н
43	39	-	P02	E	I
44	40	0.7	P03		11
44	40	27	SWDIO	E	Н



	Pin no.				
LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32	Pin name	I/O circuit type	Pin state type
			P04		
			SCK3_0		
45	41	28	INT03_2	*	J
			TIOB0_1		
			IGTRG0_1		
			P0F		
			NMIX		
46	42	29	SUBOUT_0	E	G
			CROUT_1		
			RTCCO_0		
			P61		I
		30	SOT3_0		
47	43		TIOB2_2	*	
			DTTI0X_2		
		-	SCS11_2		
			P60		J
			SIN3_0		
			TIOA2_2		
48	44	31	INT15_1		
			IC00_0		
			IGTRG0_0		
		-	SCS10_2		
			P80		
49	45	-	SCK1_2	К	1
			FRCK0_1		
F0	46		P81	IZ.	
50	46	-	SOT1_2	— к	1
FJ	47		P82	1/	
51	47	-	SIN1_2	— К	1
52	48	32	VSS	-	1
5,21,36,40	-	-	NC	-	

^{*:5}V tolerant I/O



List of pin functions

The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.

Pin				Pin no.	
function	Pin name	Function description	LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32
	ADTG_1	A/D converter external trigger	22	20	13
	ADTG_2	input pin	6	5	-
	AN00		27	25	-
	AN01		28	26	18
ADC	AN02		29	27	19
ADC	AN03	A/D converter analog input pin.	30	28	20
	AN04	ANxx describes ADC ch.xx.	31	29	-
	AN05		32	30	-
	AN06		37	34	23
	AN07		38	35	24
0	TIOA0_0	B : 10 TIOA :	11	10	5
	TIOA0_1	Base timer ch.0 TIOA pin	7	6	1
	TIOB0_0	D II LOTIOD I	19	18	-
	TIOB0_1	Base timer ch.0 TIOB pin	45	41	28
	TIOA1_0	Dana timan ah 4 TIOA min	12	11	6
Base Timer	TIOA1_1	Base timer ch.1 TIOA pin	8	7	2
1	TIOB1_0	D. II. LATIOD :	20	19	-
	TIOB1_1	Base timer ch.1 TIOB pin	39	36	25
	TIOA2_0		37	34	23
	TIOA2_1	Base timer ch.2 TIOA pin	9	8	3
Base Timer 2	TIOA2_2		48	44	31
_	TIOB2_0	Dana timan ak 0 TIOD nin	38	35	24
	TIOB2_2	Base timer ch.2 TIOB pin	47	43	30
Base Timer 3	TIOA3_1	Base timer ch.3 TIOA pin	10	9	4
	SWCLK	Serial wire debug interface clock input pin	42	38	26
Debugger	SWDIO	Serial wire debug interface data input / output pin	44	40	27



Pin				Pin no.	
function	Pin name	Function description	LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32
	INT00_0	External interrupt request 00 input pin	2	2	-
	INT00_1	External interrupt request 00 input pin	30	28	20
	INT01_0	External intermed as a cost O1 insert air	3	3	-
	INT01_1	External interrupt request 01 input pin	29	27	19
	INT02_0		4	4	-
	INT02_1	External interrupt request 02 input pin	28	26	18
	INT02_2		22	20	13
	INT03_0		7	6	1
	INT03_1	External interrupt request 03 input pin	31	29	-
External	INT03_2	7	45	41	28
Interrupt	INT04_0	F	8	7	2
	INT04_1	External interrupt request 04 input pin	37	34	23
	INT05_0	Estamatintament nament OF innert via	9	8	3
	INT05_1	External interrupt request 05 input pin	38	35	24
	INT06_0	F	10	9	4
	INT06_1	External interrupt request 06 input pin	39	36	25
	INT15_0		11	10	5
	INT15_1	External interrupt request 15 input pin	48	44	31
	INT15_2	7	32	30	-
	NMIX	Non-Maskable Interrupt input pin	46	42	29



Pin			Pin no.		
function	Pin name	Function description	LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32
	P00		41	37	-
	P01		42	38	26
	P02	0	43	39	-
	P03	General-purpose I/O port 0	44	40	27
	P04		45	41	28
	P0F		46	42	29
	P10		27	25	-
	P11		28	26	18
	P12	Conoral purpose I/O port 1	29	27	19
	P13	General-purpose I/O port 1	30	28	20
GPIO	P14		31	29	-
GPIO	P15		32	30	-
	P21		39	36	25
	P22	General-purpose I/O port 2	38	35	24
	P23		37	34	23
	P39		6	5	-
	P3A		7	6	1
	P3B		8	7	2
	P3C	General-purpose I/O port 3	9	8	3
	P3D		10	9	4
	P3E		11	10	5
	P3F		12	11	6
	P46	General-purpose I/O port 4	16	15	10
	P47		17	16	11
	P49		19	18	-
	P4A		20	19	-
	P50	General-purpose I/O port 5	2	2	-
	P51		3	3	-
	P52		4	4	-
GPIO	P60	Conord purpose I/O part 6	48	44	31
	P61	General-purpose I/O port 6	47	43	30
	P80		49	45	-
	P81	General-purpose I/O port 8	50	46	-
	P82		51	47	-
	PE0*		22	20	13
	PE2	General-purpose I/O port E	24	22	15
	PE3	1	25	23	16



D'		Pin name Function description	Pin no.		
Pin function	Pin name		LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32
	SIN0_0	Multi-function serial interface ch.0 input pin	39	36	25
	SIN0_1		31	29	-
	SIN0_2		9	8	3
	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin.	38	35	24
Multi-functio n Serial 0	SOT0_1 (SDA0_1)	This pin operates as SOT0 when used as a UART/CSIO/LIN pin (operation mode 0	32	30	-
n Senai u	SOT0_2 (SDA0_2)	to 3) and as SDA0 when used as an I ² C pin (operation mode 4).	8	7	2
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when used as a CSIO pin (operation mode 2) and as	37	34	23
	SCK0_2 (SCL0_2)	SCL0 when used as an I ² C pin (operation mode 4).	7	6	1
	SIN1_1	Multi-function serial interface ch.1 input	28	26	18
	SIN1_2	pin .	51	47	-
	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin.	29	27	19
	SOT1_2 (SDA1_2)	This pin operates as SOT1 when used as a UART/CSIO/LIN pin (operation mode 0 to 3) and as SDA1 when used as an I ² C pin (operation mode 4).	50	46	-
Multi-functio n Serial 1	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin.	30	28	20
ii Genai i	SCK1_2 (SCL1_2)	This pin operates as SCK1 when used as a CSIO pin (operation mode 2) and as SCL1 when used as an I ² C pin (operation mode 4).	49	45	-
	SCS10_1	Multi-function serial interface ch.1 serial chip select 0 output/input pin.	31	29	-
	SCS10_2		48	44	-
	SCS11_1	Multi-function serial interface ch.1 serial chip select 1 output pin.	32	30	-
	SCS11_2		47	43	-
	SIN3_0	Multi-function serial interface ch.3 input pin	48	44	31
	SIN3_1		2	2	-
	SIN3_2		12	11	6
	SOT3_0 (SDA3_0)	Multi-function serial interface ch.3 output pin.	47	43	30
N.A Iz:	SOT3_1 (SDA3_1)	This pin operates as SOT3 when used as a UART/CSIO/LIN pin (operation mode 0	3	3	-
Multi- function	SOT3_2 (SDA3_2)	to 3) and as SDA3 when used as an I ² C pin (operation mode 4).	11	10	5
Serial 3	SCK3_0 (SCL3_0)	Multi-function serial interface ch.3 clock I/O pin.	45	41	28
	SCK3_1 (SCL3_1)	This pin operates as SCK3 when used as a CSIO (operation mode 2) and as SCL3 when used as an I ² C pin (operation mode 4).	4	4	-
	SCK3_2 (SCL3_2)		10	9	4
	SCS30_2	Multi-function serial interface ch.3 serial chip select 0 input/output pin.	9	8	3
	SCS31_2	Multi-function serial interface ch.3 serial chip select 1 output pin.	8	7	2



Din	Pin name	Function description	Pin no.		
Pin function			LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32
	DTTI0X_0	Input signal of waveform generator controlling RTO00 to RTO05 outputs of Multi-function Timer 0.	6	5	-
	DTTI0X_1		22	20	13
	DTTI0X_2		47	43	30
	FRCK0_0		39	36	25
	FRCK0_1	16-bit free-run timer ch.0 external clock input pin.	49	45	-
	FRCK0_2		28	26	18
	IC00_0		48	44	31
	IC00_2		29	27	19
	IC01_0		2	2	-
	IC01_1		39	36	25
	IC01_2	16-bit input capture input pin of	30	28	20
	IC02_0	Multi-function timer 0. ICxx describes channel number.	28	26	18
	IC02_1		37	34	23
	IC02_2		31	29	-
	IC03_1		38	35	24
	IC03_2		32	30	-
Multi-functio n Timer 0	RTO00_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	7	6	1
	RTO01_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	8	7	2
	RTO02_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	9	8	3
	RTO03_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	10	9	4
	RTO04_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	11	10	5
	RTO05_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	12	11	6
	IGTRG0_0		48	44	31
	IGTRG0_1	PPG IGBT mode external trigger input pin	45	41	28




Pin	Pin name	Function description	Pin no.		
function			LQFP-52	LQFP-48 QFN-48	LQFP-32 QFN-32
	AIN0_0		10	9	4
	AIN0_1	QPRC ch.0 AIN input pin	37	34	23
	AIN0_2		2	2	-
	AIN0_3		7	6	1
0	BIN0_0		11	10	5
Quadrature Position/	BIN0_1	OPPO LA PINICA C	39	36	25
Revolution	BIN0_2	QPRC ch.0 BIN input pin	3	3	-
Counter	BIN0_3		8	7	2
	ZIN0_0		12	11	6
	ZIN0_1	T	38	35	24
	ZIN0_2	QPRC ch.0 ZIN input pin	4	4	-
	ZIN0_3		9	8	3
	RTCCO_0	0.5-seconds pulse output pin of Real-time	46	42	29
	RTCCO_1		30	28	20
Real-time	RTCCO_2	CIOCK	7	6	1
clock	SUBOUT_0	Sub clock output pin	46	42	29
	SUBOUT_1		30	28	20
	SUBOUT_2		7	6	1
RESET	INITX	External Reset Input pin. A reset is valid when INITX="L".	18	17	12
Mode	MD0	Mode 0 pin. During normal operation, input MD0="L". During serial programming to Flash memory, input MD0="H".	23	21	14
DOMED	VCC	Power supply pin	1	1	-
POWER	VCC	Power supply pin	15	14	9
	VSS	GND pin	13	12	7
GND	VSS	GND pin	26	24	17
	VSS	GND pin	52	48	32
	X0	Main clock (oscillation) input pin	24	22	15
	X0A	Sub clock (oscillation) input pin	16	15	10
CLOCK	X1	Main clock (oscillation) I/O pin	25	23	16
	X1A	Sub clock (oscillation) I/O pin	17	16	11
	CROUT_1	Built-in high-speed CR oscillation clock output port	46	42	29
Analog	AVCC	A/D converter analog power supply pin	33	31	21
POWĔR	AVRH	A/D converter analog reference voltage input pin	34	32	-
Analog GND	AVSS	A/D converter analog reference voltage input pin	35	33	22
C pin	С	Power supply stabilization capacitance pin	14	13	8

^{*:} PE0 is an open drain pin, cannot output high.




5. I/O Circuit Type





Туре	Circuit	Remarks
В	Pull-up resistor Digital input	 CMOS level hysteresis input Pull-up resistor Approximately 50kΩ
С	N-ch Digital input Digital output	Open drain output CMOS level hysteresis input








Туре	Circuit	Remarks
Е	P-ch Digital output N-ch Digital output Pull-up resistor control Digital input Standby mode control	 CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor Approximately 50kΩ I_{OH}= -4mA, I_{OL}= 4mA When this pin is used as an I²C pin, the digital output P-ch transistor is always off
F	P-ch Digital output N-ch Digital output Pull-up resistor control Standby mode control	 CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor Approximately 50kΩ I_{OH}= -12mA, I_{OL}= 12mA When this pin is used as an I²C pin, the digital output P-ch transistor is always off







Туре	Circuit	Remarks
I	P-ch Digital output N-ch Digital output Pull-up resistor control Digital input Standby mode control	 CMOS level output CMOS level hysteresis input 5V tolerant With pull-up resistor control With standby mode control Pull-up resistor Approximately 50kΩ IOH= -4mA, IOL= 4mA Available to control PZR registers When this pin is used as an I²C pin, the digital output P-ch transistor is always off
J	Mode input	CMOS level hysteresis input
К	P-ch Digital output N-ch Digital output Digital output Standby mode control	CMOS level output CMOS level hysteresis input With standby mode control IOH= -4mA, IOL= 4mA When this pin is used as an I ² C pin, the digital output P-ch transistor is always off



6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

- 1. Preventing Over-Voltage and Over-Current Conditions
 - Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
- 2. Protection of Output Pins
 - Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.
 - Therefore, avoid this type of connection.
- 3. Handling of Unused Input Pins
 - Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Code: DS00-00004-2Ea

Document Number: 002-05091 Rev.*C



Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.



Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



7. Handling Devices

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 μ F be connected as a bypass capacitor between each Power supply pin and GND pin near this device.

Stabilizing supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/µs when there is a momentary fluctuation on switching the power supply.

Crystal Oscillator Circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Sub Crystal Oscillator

This series sub oscillator circuit is low gain to keep the low current consumption.

The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

■Surface mount type

Size: More than 3.2 mm × 1.5 mm Load capacitance: Approximately 6 pF to 7 pF

■Lead type


Load capacitance: Approximately 6 pF to 7 pF



Using an External Clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.

Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.




Handling when Using Multi-Function Serial Pin as I²C Pin

If it is using the multi-function serial pin as I²C pins, P-ch transistor of digital output is always disabled. However, I²C pins need to keep the electrical characteristic like other pins and not to connect to the external I²C bus system with power OFF.

C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (Cs) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7 µF would be recommended for this series.



Mode Pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.



Notes on Power-on

Turn power on/off in the following order or at the same time.

Turning on : $VCC \rightarrow AVCC \rightarrow AVRH$ Turning off : $AVRH \rightarrow AVCC \rightarrow VCC$

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

Differences in Features among the Products with Different Memory Sizes and between Flash Products and MASK Products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-Up Function of 5V Tolerant I/O


Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5V tolerant I/O.

Handling when using debug pins

When debug pins (SWDIO/SWCLK) are set to GPIO or other peripheral functions, only set them as output, do not set them as input.



8. Block Diagram






9. Memory Size

See Memory size in 1. Product Lineup to confirm the memory size.

10. Memory Map

Memory Map (1)





Memory Map (2)

S6E1A12B0A S6E1A11B0A S6E1A11C0A	Memory Map (2)				
Reserved					
0x2000_1800 SRAM 6K bytes 0x2000_0000 Reserved Reserved 0x0010_0000 Security Reserved Reserved Ox0010_0000 Security Reserved Reserved Ox0010_0000 Security Flash 88K bytes' Ox0000_E000 Flash 56Kbytes'	0x20	08_0000	0x2008_0000		
SRAM 6K bytes 0x2000_0000 SRAM 6K bytes Ox2000_0000 Security Ox0010_0004 CR trimming Ox0010_0000 Security Security Security Security Security Security Security Flash 88K bytes Flash 56Kbytes Flash 5		Reserved		Reserved	
Reserved Reserved Reserved	0x20	00_1800	0x2000_1800		
Reserved Reserved	0x20	6K bytes	0x2000_0000		
0x0010_0000 Security				Reserved	
Reserved 0x0001_6000 Flash 88K bytes 0x0000_E000 Flash 56Kbytes Flash 56Kbytes					
Flash 88K bytes* Flash 56Kbytes*			0.0010_0000		
	0x00		0x0000_E000	Flash 56Kbytes*	
0x0000_0000[]				i idon oordytee	
	0x00	00_0000	0x0000_0000		

^{*:} See "S6E1A1 Series Flash Programming Manual" to check details of the flash memory.



Peripheral Address Map

Start address	End address	Bus	Peripheral
0x4000_0000	0x4000_0FFF		Flash memory I/F register
0x4000_1000	0x4000_FFFF	AHB	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog Timer
0x4001_2000	0x4001_2FFF		Software Watchdog Timer
0x4001_3000	0x4001_4FFF	APB0	Reserved
0x4001_5000	0x4001_5FFF		Dual-Timer Dual-Timer
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		Multi-function Timer unit0
0x4002_1000	0x4002_3FFF		Reserved
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF		Base Timer
0x4002_6000	0x4002_6FFF		Quadrature Position/Revolution Counter
0x4002_7000	0x4002_7FFF		A/D Converter
0x4002_8000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Built-in CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External Interrupt Controller
0x4003_1000	0x4003_1FFF		Interrupt Request Batch-Read Function
0x4003_2000	0x4003_2FFF	APB1	Reserved
0x4003_3000	0x4003_3FFF		GPIO
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_57FF		Low-Voltage Detection
0x4003_5800	0x4003_7FFF		Reserved
0x4003_8000	0x4003_8FFF		Multi-function Serial Interface
0x4003_9000	0x4003_9FFF		Reserved
0x4003_A000	0x4003_AFFF		Watch Counter
0x4003_B000	0x4003_BFFF		Real-time clock
0x4003_C000	0x4003_C0FF		Low-speed CR Prescaler
0x4003_C100	0x4003_C7FF		Peripheral Clock Gating
0x4003_C800	0x4003_FFFF		Reserved
0x4004_0000	0x41FF_FFFF	AHB	Reserved



11. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■INITX=0

This is the period when the INITX pin is the L level.

■INITX=1

This is the period when the INITX pin is the H level.

■SPL=0

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to 0.

■SPL=1

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to 1.

■Input enabled

Indicates that the input function can be used.

■Internal input fixed at 0

This is the status that the input function cannot be used. Internal input is fixed at L.

■Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

■Setting disabled

Indicates that the setting is disabled.

■Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

■Analog input is enabled

Indicates that the analog input is enabled.



List of Pin Status

	t of Pin Status						
Pin status type	Function group	State upon power-on reset or low-voltage detection	State at INITX input	State upon device internal reset	State in Run mode or SLEEP mode	RTC m	MER mode, node, or mode
in sta	r unction group	Power supply unstable	Power su	pply stable	Power supply stable	Power su	pply stable
1 "		-	INITX = 0	INITX = 1	INITX = 1		X = 1
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	- Maintain previous state	SPL = 0 Maintain previous state	SPL = 1 Hi-Z / Internal input fixed at "0"
Α	Main crystal oscillator input pin/ External main clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
В	Main crystal oscillator output pin	Hi-Z / Internal input fixed at "0"/ Input enabled	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*1, Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*1, Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*1, Hi-Z / Internal input fixed at "0"
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
Е	Sub crystal oscillator input pin / External sub clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled



Pin status type	Function group	State upon power-on reset or low-voltage detection	State at INITX input	State upon device internal reset	State in Run mode or SLEEP mode	RTC m	MER mode, lode, or mode
in sta	.	Power supply unstable	Power su	pply stable	Power supply stable	Power su	pply stable
1		-	INITX = 0	INITX = 1	INITX = 1		X = 1
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	SPL = 0 Maintain previous state	SPL = 1 Hi-Z / Internal input fixed at "0"
	External sub clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
F	Sub crystal oscillator output pin	Hi-Z / Internal input fixed at "0"/ Input enabled	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	Maintain previous state/When oscillation stops*2, Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*2, Hi-Z / Internal input fixed at
	NMIX selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state
G	Resource other than the above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at
	GPIO selected		enabled	mpat onabioa			"0"
	Serial wire debug selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain	Maintain	Maintain previous state
H	GPIO selected	Setting disabled	Setting disabled	Setting disabled	previous state	previous state	Hi-Z / Internal input fixed at "0"
I	Resource selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state
J	Resource other than the above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at
	GPIO selected		enabled	pat oriabiou			"0"
К	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled			
	Resource other than the above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"



status type	Function group	State upon power-on reset or low-voltage detection	State at INITX input	State upon device internal reset	State in Run mode or SLEEP mode	RTC m	MER mode, lode, or mode
Pin sta		Power supply unstable	Power su	pply stable	Power supply stable	Power su	pply stable
-		-	INITX = 0	INITX = 1	INITX = 1		X = 1
-		-	-	-	-	SPL = 0	SPL = 1
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled				
L	External interrupt enabled selected						Maintain previous state
	Resource other than the above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at
	GPIO selected						"0"

^{*1:}Oscillation stops in Sub timer mode, Low-speed CR timer mode, STOP mode, RTC mode.

^{*2:}Oscillation stops in STOP mode.



12. Electrical Characteristics

12.1 Absolute Maximum Ratings

Parameter	Symbol		Rating	Unit	Remarks	
Faranielei	Syllibol	Min	Max	Ollit	nemarks	
Power supply voltage*1, *2	Vcc	V _{SS} - 0.5	Vss + 6.5	V		
Analog power supply voltage*1, *3	AVcc	V _{SS} - 0.5	Vss + 6.5	٧		
Analog reference voltage*1, *3	AVRH	V _{SS} - 0.5	V _{SS} + 6.5	V	Only S6E1A1xC0A	
Input voltage*1	Vı	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5 V)	V		
, -		Vss - 0.5	Vss + 6.5	٧	5V tolerant	
Analog pin input voltage*1	VIA	V _{SS} - 0.5	AV _{CC} + 0.5 (≤ 6.5 V)	٧		
Output voltage*1	Vo	V _{SS} - 0.5	Vcc + 0.5 (≤ 6.5 V)	٧		
			10	mA	4 mA type	
"L" level maximum output current*4	loL	-	20	mA	12 mA type	
"I " lovel everege output ourrent*5	1		4	mA	4 mA type	
"L" level average output current*5	Iolav	-	12	mA	12 mA type	
"L" level total maximum output current	∑lo∟	-	100	mA		
"L" level total average output current*6	$\sum I_{OLAV}$	-	50	mA		
"H" level maximum output current*4			- 10	mA	4 mA type	
n lever maximum output current	Іон	_	- 20	mA	12 mA type	
"Ill" lovel average output ourrept*5	1		- 4	mA	4 mA type	
"H" level average output current*5	Iohav	-	- 12	mA	12 mA type	
"H" level total maximum output current	∑loн	-	- 100	mA		
"H" level total average output current*6	∑lohav	-	- 50	mA		
Power consumption	PD	-	200	mW		
Storage temperature	T _{STG}	- 55	+ 150	°C		

^{*1:}These parameters are based on the condition that $V_{SS} = AVss = 0 V$.

Warning

• Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings

^{*2:}Vcc must not drop below V_{SS} - 0.5 V.

^{*3:}Ensure that the voltage does not to exceed V_{CC} + 0.5 V at power-on.

^{*4:}The maximum output current is the peak value for a single pin.

^{*5:}The average output is the average current for a single pin over a period of 100 ms.

^{*6:}The total average output current is the average current for all pins over a period of 100 ms.



12.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0.0V)$

Parameter	Symbol	Conditions	Value		Unit	Remarks
Parameter	Syllibol	Conditions	Min	Max	Ullit	neiliaiks
Power supply voltage	Vcc	-	2.7*2	5.5	V	
Analog power supply voltage	AVcc	-	2.7	5.5	V	$AV_{CC} = V_{CC}$
Analog reference voltage	AVRH	-	2.7	AVcc	٧	Only S6E1A1xC0A
Smoothing capacitor	Cs	-	1	10	μF	For regulator*1
Operating temperature	Ta	-	- 40	+ 105	°C	

[&]quot;1: See "C Pin" in "6. Handling Precautions" for the connection of the smoothing capacitor.

Warning

- 1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
- 2. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
- 3. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet.
- 4. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

^{*2:} In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR(including Main PLL is used) or built-in Low-speed CR is possible to operate only.



12.3 DC Characteristics

12.3.1 Current Rating

Symbol			HCLK	Va	alue		
(Pin name)		Conditions	Frequency *4	Typ*1	Max*2	Unit	Remarks
		4MHz external clock input, PLL	4MHz	0.7	1.5		
		ON*8	8MHz	1.3	2.3		
		NOP code executed	20MHz	2.8	4.0	mΑ	*3
		Built-in high speed CR stopped All peripheral clock stopped by CKENx	40MHz	5.7	7.3		
	Run mode,	4MHz external clock input, PLL	4MHz	0.6	1.4		
	code executed	ON*8	8MHz	1.2	2.1	1	
	from Flash	Benchmark code executed	20MHz	2.6	3.7	mA	*3
		Built-in high speed CR stopped PCLK1 stopped	40MHz	4.8	6.3	1	
		4MHz crystal oscillation, PLL ON*8	4MHz	1.0	2.9	1	
		NOP code executed	8MHz	1.7	3.6	+	
		Built-in high speed CR stopped	20MHz		5.6	mA	*3
		All peripheral clock stopped by		3.4		4	
		CKENX	40MHz	5.7	8.2		
		4MHz external clock input, PLL	4MHz	0.5	1.2		
	Run mode,	ON*8	8MHz	0.9	1.8		
cc	code executed	NOP code executed	20MHz	2.0	2.9	mΑ	*3
(VCC)	from RAM	Built-in high speed CR stopped All peripheral clock stopped by CKENx	40MHz	3.7	4.8		
	Run mode, code executed from Flash	4MHz external clock input, PLL ON NOP code executed Built-in high speed CR stopped PCLK1 stopped	40MHz	2.8	3.7	mA	*3,*6,*7
		Built-in high speed CR*5 NOP code executed All peripheral clock stopped by CKENx	4MHz	0.8	1.5	mA	*3
	Run mode, code executed from Flash	32kHz crystal oscillation NOP code executed All peripheral clock stopped by CKENx	32kHz	65	900	μΑ	*3
		Built-in low speed CR NOP code executed All peripheral clock stopped by CKENx	100kHz	73	920	μA	*3
		4MHz external clock input, PLL	4MHz	0.4	1.2		
		ON*8	8MHz	0.7	1.6	mA	*3
		All peripheral clock stopped by	20MHz	1.5	2.4	4,	
		CKENX	40MHz	2.7	3.7	1	
ccs	SLEEP operation	Built-in high speed CR*5 All peripheral clock stopped by CKENx		0.5	1.2	mA	*3
(VCC)		32kHz crystal oscillation All peripheral clock stopped by CKENx	32kHz	63	880	μΑ	*3
		Built-in low speed CR All peripheral clock stopped by CKENx	100kHz	66	890	μA	*3



- *1 : Ta=+25°C,Vcc=3.0V
- *2: Ta=+105°C, Vcc=5.5V
- *3 : All ports are fixed *4 : PCLK0=HCLK/8

- *5 : The frequency is set to 4MHz by trimming
 *6 : Flash sync down is set to FRWTR.RWT = 11 and FSYNDN.SD = 1111
 *7 : V_{CC}=2.7V
 *8 : When HCLK=4MHz, PLL OFF

Symbol					Uni	
(Pin name)		Conditions	Тур	Max	t	Remarks
,		Ta=25°C Vcc=3.0V LVD off	5.6	28	μΑ	*1
Iссн (VCC)	STOP mode	Ta=25°C Vcc=5.0V LVD off	6.7	30	μΑ	*1
		Ta=105°C Vcc=5.5V LVD off	-	540	μΑ	*1
		Ta=25°C Vcc=3.0V 32kHz crystal oscillation LVD off	12	42	μА	*1
I _{CCT} (VCC)	Sub timer mode	Ta=25°C Vcc=5.0V 32kHz crystal oscillation LVD off	13	44	μΑ	*1
		Ta=105°C Vcc=5.5V 32kHz crystal oscillation LVD off	-	730	μΑ	*1
		Ta=25°C Vcc=3.0V 32kHz crystal oscillation LVD off	9	36	μΑ	*1
I _{CCR} (VCC)	RTC mode	Ta=25°C Vcc=5.0V 32kHz crystal oscillation LVD off	10	38	μΑ	*1
		Ta=105°C Vcc=5.5V 32kHz crystal oscillation LVD off	-	570	μΑ	*1

^{*1:}All ports are fixed.



LVD current

(V_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40°C to +105°C)

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
raiailletei	Syllibol	name	Conditions	Тур	Max	Ollit	nemarks
Low-Voltage detection circuit		V00	A4	0.13	0.3	μΑ	For occurrence of reset
(LVD) power supply current	ICCLVD	VCC	At operation	0.13	0.3	μΑ	For occurrence of interrupt

Flash memory current

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Farailletei	Syllibol	name	Conditions	Тур	Max	5	nemarks
Flash memory write/erase current	Iccflash	VCC	At Write/Erase	9.5	11.2	mA	

A/D convertor current (S6E1A1xC0A)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Faranietei	Syllibol	name	Conditions	Тур	Max	Oill	nemarks
Power supply	loous	AVCC	At operation	0.7	0.9	mA	
current	ICCAD	AVCC	At stop	0.13	13	μΑ	
Reference power supply	Iccavrh AVR	A) (D) I	At operation	1.1	1.97	mA	AVRH=5.5V
current (AVRH)		AVKH	At stop	0.1	1.7	μΑ	

A/D convertor current (S6E1A1xB0A)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

				(***********	, . 10 0.0 1	, 100 – 111	00 - 01, 14 - 10 0 10 1 100
Parameter	Cymbol	Pin	Conditions	Value		Unit	Remarks
rafameter	Symbol	name	Conditions	Тур	Max	Oill	nemarks
Power supply		AVCC	At operation	1.8	2.87	mA	
current	ICCAD	AVCC	At stop	0.23	14.7	μΑ	

Peripheral current dissipation

Clock	Peripheral	Conditions		Frequer	Unit	Remarks		
system	Feripheral	Conditions	4	8	20	40	Oilit	Hemaiks
HCLK	GPIO	At all ports operation	0.11	0.22	0.55	1.10	mA	
	Base timer	At 4ch operation	0.03	0.05	0.15	0.30		
	Multi-functional timer/PPG	At 1unit/4ch operation	0.14	0.28	0.68	1.38		
PCLK1	Quadrature position/Revolution counter	At 1unit operation	0.02	0.04	0.11	0.22	mA	
	ADC	At 1unit operation	0.07	0.14	0.37	0.73		
	Multi-function serial	At 1ch operation	0.15	0.31	0.77	1.54		



12.3.2 Pin Characteristics

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
i arameter	Symbol		Odificitions	Min	Тур	Max	Oiiit	Heiliaiks
"H" level input voltage (hysteresis	V _{IHS}	CMOS hysteresis input pin, MD0, PE0	-	V _{CC} × 0.8	-	Vcc + 0.3	٧	
input)		5V tolerant input pin	-	Vcc × 0.8	-	V _{SS} + 5.5	V	
"L" level input voltage (hysteresis	V _{ILS}	CMOS hysteresis input pin, MD0, PE0	-	V _{SS} - 0.3	-	Vcc × 0.2	V	
input)		5V tolerant input pin	-	V _{SS} - 0.3	-	V _{CC} × 0.2	٧	
		4 mA type	V _{CC} ≥ 4.5 V, I _{OH} = - 4 mA	V _{CC} - 0.5	_	Vcc	<	
"H" level	Vон	· ····································	$V_{CC} < 4.5 \text{ V},$ $I_{OH} = -2 \text{ mA}$			100		
output voltage	VOIT	12 mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -12 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OH} = -8 \text{ mA}$	- V _{CC} - 0.5	-	V _{CC}	٧	
"L" level	.,	4 mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OL} = 4 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OL} = 2 \text{ mA}$	- Vss	-	0.4	V	
output voltage	VoL	12 mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OL} = 12 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OL} = 8 \text{ mA}$	- V _{SS}	-	0.4	V	
Input leak current	IIL	-	-	- 5	-	+ 5	μA	
Pull-up resistance	Rpu	Pull-up pin	V _{CC} ≥ 4.5 V	33	50	90	kΩ	
value		3 SP P	Vcc < 4.5 V	-	-	180		
Input capacitance	Cin	Other than VCC, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	



12.4 AC Characteristics


12.4.1 Main Clock Input Characteristics

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

Davamatav	Cumbal	Pin	Conditions	Va	alue	Unit	Remarks
Parameter	Symbol	name	Conditions	Min	Max	Unit	heiliarks
			V _{CC} ≥ 4.5V	4	40	MHz	When the crystal
Input fraguancy	E		$V_{CC} < 4.5V$	4	20	IVII IZ	oscillator is connected
Input frequency	F _{CH}		-	4	40	MHz	When the external clock is used
Input clock cycle	tcyLH	X0, X1	-	25	250	ns	When the external clock is used
Input clock pulse width	-		Pwh/tcylh, Pwl/tcylh	45	55	%	When the external clock is used
Input clock rising time and falling time	tcf, tcr		-	-	5	ns	When the external clock is used
	F _{CM}	-	-	-	41.2	MHz	Master clock
Internal operating	Fcc	-	-	-	41.2	MHz	Base clock (HCLK/FCLK)
clock*1 frequency	F _{CP0}	-	-	-	41.2	MHz	APB0 bus clock*2
	F _{CP1}	-	-	-	41.2	MHz	APB1 bus clock*2
lata	tcycc	-	-	24.27	-	ns	Base clock (HCLK/FCLK)
Internal operating clock*1 cycle time	t _{CYCP0}	-	-	24.27	-	ns	APB0 bus clock*2
Sidok Oyolo lillo	t _{CYCP1}	-	-	24.27	-	ns	APB1 bus clock*2

^{*1:} For details of each internal operating clock, refer to "CHAPTER: Clock" in "FM0+ Family PERIPHERAL MANUAL".

^{*2:} For details of the APB bus to which a peripheral is connected, see "8. Block Diagram".






12.4.2 Sub Clock Input Characteristics

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
Parameter	Syllibol	name	Conditions	Min	Тур	Max	Uiiit	nemarks	
Input frequency	1/tcyll		-	-	32.768	-	kHz	When the crystal oscillator is connected	
		X0A,	X0A, X1A	-	32	-	100	kHz	When the external clock is used
Input clock cycle	tcyll	AIA	-	10	-	31.25	μs	When the external clock is used	
Input clock pulse width	-		Pwh/tcyll, Pwl/tcyll	45	-	55	%	When the external clock is used	

^{*:} See "Sub crystal oscillator" in "7. Handling Devices" for the crystal oscillator used.





12.4.3 Built-in CR Oscillation Characteristics

Built-in high-speed CR

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to} + 105 ^{\circ}\text{C})$

Parameter	Cumbal	Conditions		Value		Unit	Remarks
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	nemarks
Clock frequency F _{CRH}		$Ta = + 25^{\circ}C$, $3.6V < V_{CC} \le 5.5V$	3.92	4	4.08		
		Ta =0°C to + 85°C, 3.6V < V _{CC} ≤ 5.5V	3.9	4	4.1		
	Ta = -40° C to $+105^{\circ}$ C, 3.6V < V _{CC} \leq 5.5V	3.88	4	4.12			
	Г СВН	Ta = $+25^{\circ}$ C, 2.7V \leq V _{CC} \leq 3.6V	3.94	4	4.06	MHz	During trimming*1
	0	Ta = - 20°C to + 85°C, 2.7V \leq V _{CC} \leq 3.6V	3.92	4	4.08		
		Ta = - 20°C to + 105°C, 2.7V ≤ V_{CC} ≤ 3.6V	3.9	4	4.1		
		Ta = - 40°C to + 105°C, 2.7V ≤ V_{CC} ≤ 3.6V	3.88	4	4.12		
		Ta = - 40°C to + 105°C	2.8	4	5.2		Not during trimming
Frequency stabilization time	t _{CRWT}	-	-	-	30	μs	*2

^{*1:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming/temperature trimming.

Built-in low-speed CR

(Vcc = AVcc = 2.7 V to 5.5 V, Vss = AVss = 0 V, Ta = -40°C to + 105°C)

Parameter	Symbol	Conditions		Value		Unit	Remarks
Parameter	Syllibol	Conditions	Min	Тур	Max	Ullit	nemarks
Clock frequency	FCRL	-	50	100	150	kHz	

^{*2:} This is time from the trim value setting to stable of the frequency of the High-speed CR clock.

After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.



12.4.4 Operating Conditions of Main PLL (In the case of using the main clock as the input clock of the PLL)

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

Parameter	Symbol	Value			Unit	Remarks
Faiailietei	Symbol	Min	Тур	Max	Oiiit	nemarks
PLL oscillation stabilization wait time*1 (LOCK UP time)	tLOCK	100	-	-	μs	
PLL input clock frequency	F _{PLLI}	4	-	16	MHz	
PLL multiple rate	-	5	-	37	multiple	
PLL macro oscillation clock frequency	F _{PLLO}	75	-	150	MHz	
Main PLL clock frequency*2	F _{CLKPLL}	-	-	40	MHz	

^{*1:} The wait time is the time it takes for PLL oscillation to stabilize.

12.4.5 Operating Conditions of Main PLL (In the case of using the built-in high-speed CR clock as the input clock of the main PLL)

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

Parameter	Symbol		Value			Remarks
Farameter	Syllibol	Min	Тур	Max	Unit	nemarks
PLL oscillation stabilization wait time*1 (LOCK UP time)	tLOCK	100	-	-	μs	
PLL input clock frequency	F _{PLLI}	3.88	4	4.12	MHz	
PLL multiple rate	-	19	-	35	multiple	
PLL macro oscillation clock frequency	F _{PLLO}	72	-	150	MHz	
Main PLL clock frequency*2	F _{CLKPLL}	-	-	41.2	MHz	

^{*1:} The wait time is the time it takes for PLL oscillation to stabilize.

Note:

For the main PLL source clock, input the high-speed CR clock (CLKHC) whose frequency has been trimmed.

^{*2:} For details of the main PLL clock (CLKPLL), refer to "CHAPTER: Clock" in "FM0+ Family PERIPHERAL MANUAL".

^{*2:} For details of the main PLL clock (CLKPLL), refer to "CHAPTER: Clock" in "FM0+ Family PERIPHERAL MANUAL".



12.4.6 Reset Input Characteristics

$$(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$$

Parameter	Symbol	Pin	Pin Conditions		lue	Unit	Remarks	
i didiliotoi	Cymbol	name Conditions		Min	Max	Ome	Homano	
Reset input time	tinitx	INITX	-	500	-	ns		

12.4.7 Power-on Reset Timing


 $(V_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to} + 105^{\circ}\text{C})$

Parameter	Symbol Pin		Conditions		Value	Unit	Remark	
Parameter	Syllibol	name	Conditions	Min	Тур	Max	Oilit	nemark
Power supply shout down time	toff			1	-	-	ms	*1
Power ramp rate	dV/dt	VCC	V _{CC} : 0.2V to 2.70V	1.0	-	1000	mV/μs	*2
Time until releasing Power-on reset	t _{PRT}			0.43	-	3.4	ms	

^{*1:} VCC must be held below 0.2V for minimum period of toff. Improper initialization may occur if this condition is not met.

Note:

- If toff cannot be satisfied designs must assert external reset(INITX) at power-up and at any brownout event per 12.4.6.



Glossary

□ VDH: detection voltage of Low Voltage detection reset. See "12.6. Low-Voltage Detection Characteristics".

^{*2:} This dV/dt characteristic is applied at the power-on of cold start (toff>1ms).




12.4.8 Base Timer Input Timing

Timer input timing

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$


Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
Parameter	Syllibol	Symbol Pin name		Min	Max	Oilit	Heiliaiks
Input pulse width	t _{TIWH} , t _{TIWL}	TIOAn/TIOBn (when using as ECK, TIN)	-	2 t _{CYCP}	-	ns	



Trigger input timing

(V_{CC} = AV_{CC} = 2.7 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, Ta = - 40°C to + 105°C)

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
Parameter	Symbol	Fili liaille	Conditions	Min	Max	Oilit	nemarks
Input pulse width	tтrgн, tтrgl	TIOAn/TIOBn (when using as TGIN)	-	2 tcycp	-	ns	



Note:

• toyon indicates the APB bus clock cycle time. For the number of the APB bus to which the Base Timer has been connected, see "8. Block Diagram".




12.4.9 CSIO/UART Timing

Synchronous serial (SPI = 0, SCINV = 0)


 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Vcc < 4	4.5 V	V _{CC} ≥ 4.5 V		Unit	
Parameter	Syllibol	name	Conditions	Min	Max	Min	Max	Offic	
Baud rate	-	-	-	-	8	-	8	Mbps	
Serial clock cycle time	tscyc	SCKx		4 t _{CYCP}	-	4 t _{CYCP}	-	ns	
$SCK\downarrow\toSOTdelaytime$	tsLovi	SCKx, SOTx	internal snitt		- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \uparrow setup time$	tıvsнı	SCKx, SINx	clock operation	50	-	30	-	ns	
$SCK \uparrow \to SIN \; hold \; time$	tsнıxı	SCKx, SINx		0	-	0	-	ns	
Serial clock "L" pulse width	t _{SLSH}	SCKx		2 t _{CYCP} - 10	-	2 tcycp - 10	-	ns	
Serial clock "H" pulse width	tsusl	SCKx		tcycp + 10	-	t _{CYCP} + 10	-	ns	
$SCK\downarrow \to SOTdelaytime$	t _{SLOVE}	SCKx, SOTx	External shift clock	-	50	-	30	ns	
$SIN \to SCK \uparrow setup time$	tivshe	SCKx, SINx	operation	10	-	10	-	ns	
$SCK \uparrow \to SIN \; hold \; time$	tshixe	SCKx, SINx		20	-	20	-	ns	
SCK falling time	tF	SCKx		-	5	-	5	ns	
SCK rising time	tR	SCKx		-	5	-	5	ns	

- The above AC characteristics are for CLK synchronous mode.
- toyce represents the APB bus clock cycle time. For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.
- External load capacitance C_L = 30 pF








Synchronous serial (SPI = 0, SCINV = 1)


 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Vcc <	4.5V	V _{cc} ≥ 4.5V		Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Offic
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4 t _{CYCP}	-	4 t _{CYCP}	-	ns
$SCK \uparrow \to SOT \ delay \ time$	tshovi	SCKx, SOTx	Internal shift	- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \downarrow setup time$	tivsLi	SCKx, SINx	clock operation	50	-	30	-	ns
$SCK\downarrow\toSIN\;hold\;time$	tslixi	SCKx, SINx		0	-	0	-	ns
Serial clock "L" pulse width	tslsH	SCKx		2 tcycp - 10	-	2 tcycp - 10	-	ns
Serial clock "H" pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK \uparrow \to SOT \ delay \ time$	tshove	SCKx, SOTx	External shift	-	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	tivsle	SCKx, SINx	clock operation	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	tslixe	SCKx, SINx	'	20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above AC characteristics are for CLK synchronous mode.
- t_{CYCP} represents the APB bus clock cycle time. For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram ".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.
- External load capacitance C_L = 30 pF










Synchronous serial (SPI = 1, SCINV = 0)


 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Vcc < 4.5 V		V _{CC} ≥ 4.5 V		Unit
Farameter	Symbol	name	Conditions	Min	Max	Min	Max	Oilit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4 t _{CYCP}	-	4 t _{CYCP}	-	ns
$SCK \uparrow \to SOT \ delay \ time$	tshovi	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	t _{IVSLI}	SCKx, SINx	Internal shift clock	50	-	30	-	ns
$SCK \downarrow \to SIN \; hold \; time$	tslixi	SCKx, SINx	operation	0	-	0	-	ns
$SOT \to SCK \downarrow delay time$	tsovLi	SCKx, SOTx		2 tcycp - 30	-	2 tcycp - 30	-	ns
Serial clock "L" pulse width	tslsн	SCKx		2 tcycp - 10	-	2 tcycp - 10	-	ns
Serial clock "H" pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK \uparrow \to SOT \ delay \ time$	tshove	SCKx, SOTx	External shift	-	50	-	30	ns
$SIN \to SCK \downarrow setup time$	tivsle	SCKx, SINx	clock operation	10	-	10	-	ns
$SCK \downarrow \to SIN \; hold \; time$	t _{SLIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above AC characteristics are for CLK synchronous mode.
- tcycp represents the APB bus clock cycle time.
 For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram ".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.
- External load capacitance C_L = 30 pF










Synchronous serial (SPI = 1, SCINV = 1)


 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	V _{CC} < 4.5 V		V _{CC} ≥ 4.5 V		Unit	
Farameter	Syllibol	name	Conditions	Min	Max	Min	Max	Oilit	
Baud rate	-	-	-	-	8	-	8	Mbps	
Serial clock cycle time	tscyc	SCKx		4 t _{CYCP}	-	4 t _{CYCP}	-	ns	
$SCK\downarrow o SOT$ delay time	tsLovi	SCKx, SOTx	Internal shift -	- 30	+ 30	- 20	+ 20	ns	
SIN → SCK ↑ setup time	tivshi	SCKx, SINx	clock	50	-	30	-	ns	
$SCK \uparrow \rightarrow SIN$ hold time	tshixi	SCKx, SINx	operation	0	-	0	-	ns	
$SOT \to SCK \uparrow delay time$	t _{SOVHI}	SCKx, SOTx		2 tcycp - 30	-	2 t _{CYCP} - 30	-	ns	
Serial clock "L" pulse width	tslsh	SCKx		2 t _{CYCP} - 10	-	2 t _{CYCP} - 10	-	ns	
Serial clock "H" pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	ns	
$SCK\downarrow \to SOT$ delay time	tslove	SCKx, SOTx	External shift	-	50	-	30	ns	
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHE}	SCKx, SINx	clock operation	10	-	10	-	ns	
$SCK \uparrow \rightarrow SIN$ hold time	tshixe	SCKx, SINx		20	-	20	-	ns	
SCK falling time	tF	SCKx		-	5	-	5	ns	
SCK rising time	tR	SCKx		-	5	-	5	ns	

- The above AC characteristics are for CLK synchronous mode.
- toyce represents the APB bus clock cycle time. For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.
- External load capacitance C_L = 30 pF









When using synchronous serial chip select (SCINV = 0, CSLVL=1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Conditions	V _{CC} <	4.5V	V _{CC} ≥ 4.5V		Unit
	Syllibol		Min	Max	Min	Max	Ullit
SCS↓→SCK↓ setup time	tcssı	linta wa ali alaift	(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↑→SCS↑ hold time	tсsні	Internal shift clock	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	tcsdi	operation	(*3)-50 +5tcycp	(*3)+50 +5tcycp	(*3)-50 +5tcycp	(*3)+50 +5tcycp	ns
SCS↓→SCK↓ setup time	tcsse		3tcycp+30	-	3tcycp+30	-	ns
SCK↑→SCS↑ hold time	tcshe	External shift	0	-	0	-	ns
SCS deselect time	t _{CSDE}	clock	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↓→SUT delay time	tose	operation	-	40	-	40	ns
SCS↑→SUT delay time	tdee		0	-	0	-	ns

(*1): CSSU bit value × serial chip select timing operating clock cycle [ns]


(*2): CSHD bit value × serial chip select timing operating clock cycle [ns]


(*3): CSDS bit value × serial chip select timing operating clock cycle [ns]

- toyon indicates the APB bus clock cycle time.

 About the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram ".
- · About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family PERIPHERAL MANUAL".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCKx_0 and SCSx0_1.
- When the external load capacitance $C_L = 30 pF$.









When using synchronous serial chip select (SCINV = 1, CSLVL=1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Conditions	Vcc <	4.5V	V _{CC} ≥	Unit	
Farameter	Symbol	Conditions	Min	Max	Min	Max	Oiiit
SCS↓→SCK↑ setup time	tcssı	Internal shift	(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↓→SCS↑ hold time	tcsнı	clock	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	tcspi	operation	(*3)-50 +5tcycp	(*3)+50 +5tcycp	(*3)-50 +5tcycp	(*3)+50 +5tcycp	ns
SCS↓→SCK↑ setup time	tcsse		3tcycp+30	-	3tcycp+30	-	ns
SCK↓→SCS↑ hold time	tcshe	External shift	0	-	0	-	ns
SCS deselect time	tcsde	clock	3tcycp+30	-	3tcycp+30	-	ns
SCS↓→SOT delay time	tose	operation	-	40	-	40	ns
SCS↑→SOT delay time	t _{DEE}		0	-	0	-	ns

(*1): CSSU bit value × serial chip select timing operating clock cycle [ns]


(*2): CSHD bit value × serial chip select timing operating clock cycle [ns]


(*3): CSDS bit value × serial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.

 About the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram ".
- · About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family PERIPHERAL MANUAL".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCKx_0 and SCSx0_1.
- When the external load capacitance C_L = 30pF.









When using synchronous serial chip select (SCINV = 0, CSLVL=0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Symbol Conditions		$V_{CC} < 4.5V$		V _{CC} ≥ 4.5V	
Farameter	Syllibol	Conditions	Min	Max	Min	Max	Unit
SCS↑→SCK↓ setup time	tcssı	Internal shift	(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↑→SCS↓ hold time	t _{CSHI}	clock	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	tcspi	operation	(*3)-50 +5tcycp	(*3)+50 +5tcycp	(*3)-50 +5tcycp	(*3)+50 +5tcycp	ns
SCS↑→SCK↓ setup time	tcsse		3tcycp+30	-	3tcycp+30	-	ns
SCK↑→SCS↓ hold time	t _{CSHE}	External shift	0	-	0	-	ns
SCS deselect time	tcsde	clock	3tcycp+30	-	3tcycp+30	-	ns
SCS↑→SOT delay time	tose	operation	-	40	-	40	ns
SCS↓→SOT delay time	tdee		0	-	0	-	ns

(*1): CSSU bit value × serial chip select timing operating clock cycle [ns]


(*2): CSHD bit value × serial chip select timing operating clock cycle [ns]


(*3): CSDS bit value × serial chip select timing operating clock cycle [ns]

- toyon indicates the APB bus clock cycle time.

 About the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram ".
- · About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family PERIPHERAL MANUAL".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCKx 0 and SCSx0 1.
- When the external load capacitance C_L = 30pF.









When using synchronous serial chip select (SCINV = 1, CSLVL=0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Conditions	Vcc < 4.5V		V _{CC} ≥ 4.5V		Unit
Faranietei	Syllibol	Conditions	Min	Max	Min	Max	Oilit
SCS↑→SCK↑ setup time	tcssı	Internal shift	(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↓→SCS↓ hold time	t _{CSHI}	clock	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	tcspi	operation	(*3)-50 +5tcycp	(*3)+50 +5tcycp	(*3)-50 +5tcycp	(*3)+50 +5tcycp	ns
SCS↑→SCK↑ setup time	tcsse		3tcycp+30	-	3tcycp+30	-	ns
SCK↓→SCS↓ hold time	t _{CSHE}	External shift	0	-	0	-	ns
SCS deselect time	tcsde	clock	3tcycp+30	-	3tcycp+30	-	ns
SCS↑→SOT delay time	tose	operation	-	40	-	40	ns
SCS↓→SOT delay time	tdee		0	-	0	-	ns

(*1): CSSU bit value × serial chip select timing operating clock cycle [ns]


(*2): CSHD bit value × serial chip select timing operating clock cycle [ns]


(*3): CSDS bit value × serial chip select timing operating clock cycle [ns]

- toyon indicates the APB bus clock cycle time.

 About the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram ".
- · About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family PERIPHERAL MANUAL".
- The characteristics are only applicable when the relocate port numbers are the same. For instance, they are not applicable for the combination of SCKx 0 and SCSx0 1.
- When the external load capacitance C_L = 30pF.










External clock (EXT = 1): asynchronous only

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

Parameter	Symbol	Conditions	Va	Unit	Remarks	
Farameter	Syllibol	Conditions	Min	Max	Oilit	Hemaiks
Serial clock "L" pulse width	tslsh		tcycp + 10	-	ns	
Serial clock "H" pulse width	tshsl	C. 20 pF	tcycp + 10	-	ns	
SCK falling time	tF	$C_L = 30 pF$	-	5	ns	
SCK rising time	tR		-	5	ns	






12.4.10 External Input Timing

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
Parameter	Syllibol	Pili lialile	Conditions	Min	Max	Ullit	nemarks
		ADTGx					A/D converter trigger input
	FRCKx	-	2 tcycp*1	-	ns	Free-run timer input clock	
Input pulse width	tinh, tinl	ICxx					Input capture
		DTTIxX	_	2 t _{CYCP} *1	_	ns	Wave form
		DITIAN		Z ICYCP	-	115	generator
		INTxx, NMIX	-	2 t _{CYCP} + 100*1	-	ns	External
				500* ²	-	ns	interrupt, NMI

^{*1:} toyce represents the APB bus clock cycle time except when the APB bus clock stops in STOP mode or in TIMER mode. For the number of the APB bus to which the Multi-function Timer is connected and that of the APB bus to which the External Interrupt Controller is connected, see "8. Block Diagram".

*2: In STOP mode and TIMER mode






12.4.11 QPRC Timing


 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$


Parameter	Cumbal	Conditions	V	alue	Unit
Parameter	Symbol	Conditions	Min	Max	Unit
AIN pin "H" width	tahl	-			
AIN pin "L" width	tall	-			
BIN pin "H" width	tBHL	-			
BIN pin "L" width	t _{BLL}	-			
Time from AIN pin "H" level to BIN rise	taubu	PC_Mode2 or PC_Mode3			
Time from BIN pin "H" level to AIN fall	tbuad	PC_Mode2 or PC_Mode3			
Time from AIN pin "L" level to BIN fall	tadbd	PC_Mode2 or PC_Mode3			
Time from BIN pin "L" level to AIN rise	t BDAU	PC_Mode2 or PC_Mode3		-	ns
Time from BIN pin "H" level to AIN rise	tвиаи	PC_Mode2 or PC_Mode3	2 t _{CYCP} *		
Time from AIN pin "H" level to BIN fall	taubd	PC_Mode2 or PC_Mode3			
Time from BIN pin "L" level to AIN fall	tbdad	PC_Mode2 or PC_Mode3			
Time from AIN pin "L" level to BIN rise	tadbu	PC_Mode2 or PC_Mode3			
ZIN pin "H" width	t _{ZHL}	QCR:CGSC="0"			
ZIN pin "L" width	t _{ZLL}	QCR:CGSC="0"			
Time from determined ZIN level to AIN/BIN rise and fall	tzabe	QCR:CGSC="1"			
Time from AIN/BIN rise and fall time to determined ZIN level	tabez	QCR:CGSC="1"			


^{*:} tcycP represents the APB bus clock cycle time except when the APB bus clock stops in STOP mode or in TIMER mode. For the number of the APB bus to which the QPRC is connected, see "8. Block Diagram".













12.4.12 PC Timing

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$


Parameter	Symbol	Conditions	Standar	d-mode	Fast-n	node	Unit	Remarks
Farameter		Conditions	Min	Max	Min	Max	Offic	nemarks
SCL clock frequency	F _{SCL}		0	100	0	400	kHz	
(Repeated) START condition								
hold time	thdsta		4.0	-	0.6	-	μs	
$SDA \downarrow \rightarrow SCL \downarrow$								
SCL clock "L" width	tLOW		4.7	-	1.3	-	μs	
SCL clock "H" width	thigh		4.0	-	0.6	-	μs	
(Repeated) START setup								
time	tsusta		4.7	-	0.6	-	μs	
$SCL \uparrow \rightarrow SDA \downarrow$		$C_L = 30 \text{ pF},$						
Data hold time	thddat	$R = (Vp/I_{OL})^{*1}$	0	3.45*2	0	0.9*3	μs	
$SCL \downarrow \rightarrow SDA \downarrow \uparrow$	IHDDAI		0	3.43	U	0.9	μδ	
Data setup time	tsudat		250	_	100	_	ns	
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	ISUDAI		250		100		113	
STOP condition setup time	tsusто		4.0	_	0.6	_	μs	
$SCL \uparrow \rightarrow SDA \uparrow$	150510		4.0		0.0		μο	
Bus free time between								
"STOP condition" and	tbuf		4.7	-	1.3	-	μs	
"START condition"								
Noise filter	t _{SP}	-	2 t _{CYCP} *4	-	2 t _{CYCP} *4	-	ns	

^{*1:} R represents the pull-up resistance of the SCL and SDA lines, and C_L the load capacitance of the SCL and SDA lines. Vp represents the power supply voltage of the pull-up resistance, and I_{OL} the V_{OL} guaranteed current.

For the number of the APB bus to which the I²C is connected, see "8. Block Diagram".

To use Standard-mode, set the APB bus clock at 2MHz or more.

To use Fast-mode, set the APB bus clock at 8 MHz or more.



^{*2:} The maximum thddat must satisfy at least the condition that the period during which the device is holding the SCL signal at "L" (tLow) does not extend.

^{*3:} A Fast-mode I²C bus device can be used in a Standard-mode I²C bus system, provided that the condition of "tsudat ≥ 250 ns" is fulfilled.

^{*4:} tcycp represents the APB bus clock cycle time.




12.4.13 SW-DP Timing

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter	Parameter Symbol Pin name Conditions		Conditions	Va	lue	Unit	Remarks	
Farameter			Min	Max	Ollit	nemarks		
SWDIO setup time	tsws	SWCLK, SWDIO	-	15	-	ns		
SWDIO hold time	tswн	SWCLK, SWDIO	-	15	-	ns		
SWDIO delay time	tswD	SWCLK, SWDIO	-	-	45	ns		

Note:

• External load capacitance C_L = 30 pF





12.5 12-bit A/D Converter

Electrical characteristics of A/D Converter

 $(V_{CC} = AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, Ta = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter	Symbol	Pin name	Value		Unit	Remarks	
Parameter	Syllibol	Fili liaille	Min	Тур	Max		nemarks
Resolution	-	-	-	-	12	bit	
Integral Nonlinearity	-	-	- 4.5	-	4.5	LSB	
Differential Nonlinearity	-	-	- 2.5	-	+ 2.5	LSB	
Zero transition voltage	V _{ZT}	ANxx	- 20	-	+ 20	mV	
Full apple transition valtage	V _{FST}	ANxx	AVRH - 20	-	AVRH+ 20	mV	S6E1A1xC0A
Full-scale transition voltage	VFST	AINXX	AV _{CC} -20	-	AV _{CC} +20		S6E1A1xB0A
			0.8*1		-		S6E1A1xC0A
Conversion time	-	-	0.6	-		μs	AV _{CC} ≥ 4.5V
			2.0*1	-	-		S6E1A1xB0A
Sampling time*2			0.04				S6E1A1xC0A
		-	0.24		10		AV _{CC} ≥ 4.5V
	Ts		0.0	-		μs	S6E1A1xC0A
			0.3				AVcc < 4.5V
			0.6				S6E1A1xB0A
		-	40				S6E1A1xC0A
	Tcck		40		1000	ns	AV _{CC} ≥ 4.5V
Compare clock cycle*3			50] -			S6E1A1xC0A
			50				AVcc < 4.5V
			100				S6E1A1xB0A
State transition time to	Tstt	_		_	1.0	μs	
operation permission	1511						
Analog input capacity	CAIN	-	-	-	9.7	pF	
Analag input registance	D				1.6	kΩ	AV _{CC} ≥ 4.5V
Analog input resistance	RAIN	-	-	-	2.3	K12	AVcc < 4.5V
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input current	-	ANxx	-	-	5	μA	
· · ·			AVss	-	AVRH	V	S6E1A1xC0A
Analog input voltage	-		AVss	-	AVcc	1	S6E1A1xB0A
Reference voltage	-	AVRH	2.7	-	AVcc	V	Only S6E1A1xB0A

^{*1:} The conversion time is the value of "sampling time (Ts) + compare time (Tc)".

The minimum conversion time is computed according to the following conditions: sampling time = 240 ns, compare time = 560 ns (AVcc \geq 4.5 V). Must be set 25MHz to the Base clock (HCLK).

Ensure that the conversion time satisfies the specifications of the sampling time (Ts) and compare clock cycle (Tcck).

For details of the settings of the sampling time and compare clock cycle, refer to "CHAPTER: A/D Converter" in "FM0+ Family PERIPHERAL MANUAL Analog Macro Part".

The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.


For the number of the APB bus to which the A/D Converter is connected, see "8. Block Diagram".

The base clock (HCLK) is used to generate the sampling time and the compare clock cycle.

^{*2:} The required sampling time varies according to the external impedance. Set a sampling time that satisfies (Equation 1).

^{*3:} The compare time (Tc) is the result of (Equation 2).





(Equation 1) Ts ≥ (R_{AIN} + Rext) × C_{AIN} × 9

Ts: Sampling time

R_{AIN}: Input resistance of A/D Converter = 1.6 k Ω with 4.5 < AVCC < 5.5 ch.1 to ch.5

Input resistance of A/D Converter = 1.4 k Ω with 4.5 < AVCC < 5.5 ch.0, ch.6, ch.7 Input resistance of A/D Converter = 2.3 k Ω with 2.7 < AVCC < 4.5 ch.1 to ch.5 Input resistance of A/D Converter = 2.0 k Ω with 2.7 < AVCC < 4.5 ch.0, ch.6, ch.7

CAIN: Input capacitance of A/D Converter = 9.7 pF with 2.7 < AVCC < 5.5

Rext: Output impedance of external circuit

(Equation 2) $Tc = Tcck \times 14$

Tc: Compare time
Tcck: Compare clock cycle



Definitions of 12-bit A/D Converter terms

■ Resolution : Analog variation that is recognized by an A/D converter.


■Integral Nonlinearity : Deviation of the line between the zero-transition point (0b00000000000 ←→

0b00000000001) and the full-scale transition point (0b1111111111110 \longleftrightarrow

0b1111111111) from the actual conversion characteristics.

■ Differential Nonlinearity : Deviation from the ideal value of the input voltage that is required to change the output

code by 1 LSB.



*1: At the 32pin product, it is AV_{CC}

Integral Nonlinearity of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential Nonlinearity of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N : A/D converter digital output value.

 V_{ZT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST} : Voltage at which the digital output changes from 0xFFE to 0xFFF. V_{NT} : Voltage at which the digital output changes from 0x(N - 1) to 0xN.



12.6 Low-voltage Detection Characteristics

12.6.1 Low-voltage Detection Reset

 $(Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Devemeter	Cumbal	Conditions		Value		Unit	Remarks
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	SVHR*1 =	2.25	2.45	2.65	V	When voltage drops
Released voltage	VDH	00000	2.30	2.50	2.70	V	When voltage rises
Detected voltage	VDL	SVHR*1 =	2.39	2.60	2.81	V	When voltage drops
Released voltage	VDH	00001	Same as S	VHR = 0000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 =	2.48	2.70	2.92	V	When voltage drops
Released voltage	VDH	00010	Same as S	VHR = 0000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 =	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH	00011	Same as S	VHR = 0000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 =	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH	00100	Same as S	VHR = 0000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 =	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH	00101	Same as S	VHR = 0000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 =	3.31	3.60	3.89	V	When voltage drops
Released voltage	VDH	00110	Same as S	VHR = 0000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 =	3.40	3.70	4.00	V	When voltage drops
Released voltage	VDH	00111	Same as S	VHR = 0000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 =	3.68	4.00	4.32	V	When voltage drops
Released voltage	VDH	01000	Same as S	VHR = 0000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 =	3.77	4.10	4.43	V	When voltage drops
Released voltage	VDH	01001	Same as S	VHR = 0000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 =	3.86	4.20	4.54	V	When voltage drops
Released voltage	VDH	01010	Same as S	VHR = 0000	00 value	V	When voltage rises
LVD stabilization wait time	T _{LVDW}	-	-	-	8160× t _{CYCP} *2	μs	
LVD detection delay time	TLVDDL	-	-	-	200	μs	

^{*1:} SVHR bit of Low-Voltage Detection Voltage Control Register (LVD_CTL) is reset to SVHR = 00000 by low voltage detection reset.

^{*2:} tcycp indicates the APB1 bus clock cycle time.



12.6.2 Low-voltage Detection Interrupt

 $(Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Conditions		Value		Uni	Remarks
rarameter	Cymbol	Oonanions	Min	Тур	Max	t	riciiarks
Detected voltage	VDL	SVHI = 00011	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH	3VHI = 00011	2.67	2.90	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 00100	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH	3VHI = 00100	2.85	3.10	3.35	V	When voltage rises
Detected voltage	VDL	SVHI = 00101	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH	3VHI = 00101	3.04	3.30	3.56	V	When voltage rises
Detected voltage	VDL	SVHI = 00110	3.31	3.60	3.89	V	When voltage drops
Released voltage	VDH	3411 = 00110	3.40	3.70	4.00	V	When voltage rises
Detected voltage	VDL	SVHI = 00111	3.40	3.70	4.00	V	When voltage drops
Released voltage	VDH	3411 = 00111	3.50	3.80	4.10	V	When voltage rises
Detected voltage	VDL	SVHI = 01000	3.68	4.00	4.32	V	When voltage drops
Released voltage	VDH	3VHI = 01000	3.77	4.10	4.43	V	When voltage rises
Detected voltage	VDL	SVHI = 01001	3.77	4.10	4.43	V	When voltage drops
Released voltage	VDH	34111 = 01001	3.86	4.20	4.54	V	When voltage rises
Detected voltage	VDL	SVHI = 01010	3.86	4.20	4.54	V	When voltage drops
Released voltage	VDH	3VHI = 01010	3.96	4.30	4.64	V	When voltage rises
LVD stabilization wait time	T _{LVDW}	-	-	-	8160 × t _{CYCP} *	μs	
LVD detection delay time	T _{LVDDL}	-	-	-	200	μs	

^{*:}tcycp represents the APB1 bus clock cycle time.



12.7 Flash Memory Write/Erase Characteristics

 $(V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{Ta} = -40^{\circ}\text{C to} + 105^{\circ}\text{C})$

Daramete	Parameter		Value			Remarks		
Paramete	71	Min	Тур	Max	Unit	nemarks		
Sector erase time	Large sector	-	0.7	2.2		The sector erase time includes the time of		
Sector erase time	Small sector		0.3	0.9	s	writing prior to internal erase.		
Halfword (16-bit) write	time	-	30	528	μs	The halfword (16-bit) write time excludes the system-level overhead.		
Chip erase time		-	2.6	8	s	The chip erase time includes the time of writing prior to internal erase.		

Write/erase cycle and data hold time

Write/erase cycle	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	

^{*:} This value was converted from the result of a technology reliability assessment. (This value was converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature value being + 85°C).



12.8 Return Time from Low-Power Consumption Mode

12.8.1 Return Factor: Interrupt

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.


Return Count Time

$$(V_{CC} = 2.7V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$$

Parameter	Symbol	Va	lue*	Unit	Remarks
Parameter	Syllibol	Тур	Max	Oilit	nemarks
SLEEP mode		tcycc		μs	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		40 + 17 × tcycc	80 + 17 × toycc	μs	
Low-speed CR TIMER mode	Ticnt	360	720	μs	
Sub TIMER mode		191	381	μs	
RTC mode, STOP mode		819	1090	μs	

^{*:} The value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by external interrupt*)




^{*:} External interrupt is set to detecting fall edge.

The stabilization time of Main clock/Sub clock/Main PLL clock is not included.



Operation example of return from Low-Power consumption mode (by internal resource interrupt*)



^{*:} Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes. See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM0+ Family PERIPHERAL MANUAL.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER: Low Power Consumption Mode" in "FM0+ Family PERIPHERAL MANUAL".



12.8.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


Return Count Time

$$(V_{CC} = 2.7V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$$


Parameter	Symbol	Va	lue	Unit	Remarks
Faranielei	Syllibol	Тур	Max*	Oilit	nemarks
SLEEP mode		208	378	μs	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		208	378	μs	
Low-speed CR TIMER mode	Trent	398	758	μs	
Sub TIMER mode		490	849	μs	
RTC/STOP mode		288	538	μs	


^{*:} The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by INITX)









^{*:} Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes.
 See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM0+ Family PERIPHERAL MANUAL.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER: Low Power Consumption Mode" in "FM0+ Family PERIPHERAL MANUAL".
- The time during the power-on reset/low-voltage detection reset is excluded. See "12.4.7 Power-on Reset Timing " for the detail on the time during the power-on reset/low -voltage detection reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.




13. Ordering Information

Part number	On-chip Flash memory	On-chip SRAM	Package	Packing
S6E1A11B0AGP20000	56Kbyte	6Kbyte	Plastic • LQFP (0.80mm pitch), 32pins	Trov
S6E1A12B0AGP20000	88Kbyte	6Kbyte	(LQB032)	Tray
S6E1A11B0AGN20000	56Kbyte	6Kbyte		Tuess
S6E1A12B0AGN20000	88Kbyte	6Kbyte	Plastic • QFN (0.50mm pitch), 32pins	Tray
S6E1A11B0AGN2B000	56Kbyte	6Kbyte	(WNU032)	Toning
S6E1A12B0AGN2B000	88Kbyte	6Kbyte		Taping
S6E1A11C0AGV20000	56Kbyte	6Kbyte	Plastic • LQFP (0.50mm pitch), 48pins	Trov
S6E1A12C0AGV20000	88Kbyte	6Kbyte	(LQA048)	Tray
S6E1A11C0AGN20000	56Kbyte	6Kbyte		Tuess
S6E1A12C0AGN20000	88Kbyte	6Kbyte	Plastic • QFN (0.50mm pitch), 48pins (WNY048)	Tray
S6E1A11C0AGN2B000	56Kbyte	6Kbyte		Touring
S6E1A12C0AGN2B000	88Kbyte	6Kbyte		Taping
S6E1A11C0AGF20000	56Kbyte	6Kbyte	Plastic • LQFP (0.65mm pitch), 52pins	Tuess
S6E1A12C0AGF20000	88Kbyte	6Kbyte	(LQC052)	Tray



14. Package Dimensions

Package Type	Package Code
LQFP 32	LQB032



SYMBOL	DIMENSIONS		
STWIBUL	MIN.	NOM.	MAX.
Α			1.60
A1	0.05		0.15
b	0.32	0.35	0.43
С	0.13		0.18
D	9.00 BSC		
D1	7.00 BSC		1
е	0.80 BSC		;
E	9.00 BSC		;
E1	7.00 BSC		;
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°		8°

NOTES


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- △ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION 6 DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 6 MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13879 **

PACKAGE OUTLINE, 32 LEAD LQFP 7.0X7.0X1.6 MM LQB032 REV*.*



Package Type	Package Code
QFN 32	WNU032



SYMBOL	DIMENSIONS		
STWIBOL	MIN.	NOM.	MAX.
Α			0.80
A1	0.00		0.05
D	5.00 BSC		
E	5.00 BSC		
b	0.20	0.25	0.30
D ₂	3.20 BSC		
E2	3.20 BSC		
е	0.50 BSC		
С	0.25 REF		
L	0.35 0.40 0.45		0.45

NOTE


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCIN C CONFORMS TO ASME Y14.5-1994.
- 3. N IS THE TOTAL NU MBER OF TERMINALS.
- ⚠DIMENSION "b" APPLIES TO META LLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL. THE DIMENSION "b" "SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
- ⚠ND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.
- $6.\,M\,AX.\,PACKAGE\,W\,ARPAGE\,IS\,0.05\,m\,m$.
- 7. MAXIMUM ALLOWABL E BURRS IS 0.076mm IN ALL DIRECTIONS.
- ⚠PIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
- ⚠BILATERAL COPLAN ARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 10. JEDEC SPEC IFICATION NO. REF: N/A

002-15907 **

PACKAGE OUTLINE, 32 LEAD QFN
5.00X5.00X0.80 M M WNU032 3.20X8.20 M M EPAD (SAWN) REV**



Package Type	Package Code
LQFP 48	LQA048



SYMBOL	DIMENSIONS		
SYMBOL	MIN.	NOM.	MAX.
Α	_	_	1.70
A1	0.00	_	0.20
b	0.15	_	0.27
С	0.09		0.20
D	9.00 BSC		
D1	7.00 BSC		
е	0	.50 BSC	
E	9.00 BSC		
E1	7	.00 BSC	
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°		8°

NOTES


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- ⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.


002-13731 **

PACKAGE OUTLINE, 48 LEAD LQFP 7.0X7.0X1.7 MM LQA048 REV**









SYMBOL	DIMENSIONS			
STWIBOL	MIN.	NOM.	MAX.	
Α	_	_	0.80	
A1	0.00	_	0.05	
D	7.00 BSC			
E	7.00 BSC			
b	0.18 0.25 0.30		0.30	
D2	4.65 BSC			
E2	4.65 BSC			
е	0.50 BSC		_	
С	0.30 REF			
L	0.45 0.50 0.55		0.55	

NOTE

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5-1994.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.

⚠DIMENSION "Ъ" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL THE DIMENSION "Ъ" SHOULD NOT BE MEASURED IN THAT RADIUS AREA.

⚠ND REFER TO THE NUMBER OF TERMINALS ON D ORE SIDE.


- 6. MAX. PACKAGE WARPAGE IS 0.05mm.
- 7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTION S.
- ⚠PIN #1 ID ON TOP WILLBE LOCATED WITHIN INDICATED ZONE.
- ⚠BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 10. JEDEC SPECIFICATION NO. REF: N/A

002-16422 **

PACKAGE OUTLINE, 48 LEAD QFN 7.00X7.00X0.80 M M WNY048 4.65 X4.65 M M EPAD (SAWN) REV**



Package Type	Package Code
LQFP 52	LQC052



SYM BOL	DIMENSION		
STMBOL	MIN.	NOM.	MAX.
А			1.70
A1	0.00		0.20
b	0.265	0.30	0.365
С	0.09		0.20
D	12.00 BSC		
D1	10.00 BSC		
е	0.65 BSC		;
E	12.00 BSC		
E1	10	0.00 BS0	
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°		8°

NOTES

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ⚠ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- A TO BE DETERMINED AT SEATING PLANE C.
- ⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13880 **

PACKAGE OUTLINE, 52 LEAD LQFP 10.0X10.0X1.7 MM LQC052 REV**



15. Major Changes

Spansion Publication Number: S6E1A1 DS710-00001

Page	Section	Change Results
Revision 0	0.1	
-	-	Initial release
Revision 1	.0 [July 16,2014]	
-	-	Revised from "Preliminary" to "Full Production"
3	1. Description	Revised from "TYPE1" product to "TYPE1-M0+" product
5	2. Features	Revised "Processor version"
6	2. Features	Revised "Conversion time" of 12-bit A/D converter
9	3. Product Lineup	Added "Note" for accuracy of built-in CR
21,22,23	6. List of Pin Functions List of pin functions	Revised Pin number 30 and 31 of LQFP-32 and QFN-32
24,25	6. List of Pin Functions List of pin functions	Revised Function description of SOT1_x(SDA1_x)
40	12. Memory Map Memory map (1)	Revised from "MTB resister" to "MTB resister(SFR)"
41	12. Memory Map Memory map (2)	Revised product name and RAM address
46	14. Electrical Characteristics 14.1 Absolute Maximum Ratings	Revised Analog pin input voltage
47	14. Electrical Characteristics 14.2 Recommended Operating Conditions	Added note "*2"
48,49,50	14. Electrical Characteristics14.3 DC Characteristics14.3.1 Current Rating	Revised and added "Conditions" Revised the value of "TBD"
52	14. Electrical Characteristics 14.4 AC Characteristics 14.4.1 Main Clock Input Characteristics	Revised the value of "Internal operating clock frequency" and "Internal operating clock cycle time"
54	14. Electrical Characteristics 14.4 AC Characteristics 14.4.3 Built-in CR Oscillation Characteristics	Revised the value of "TBD"
55	14. Electrical Characteristics 14.4 AC Characteristics 14.4.5 Operating Conditions of Main PLL(In the case of using the built-in high-speed CR clock as the input clock of the main PLL)	Revised the value of "TBD" Revised the maximum value of "Main PLL clock frequency"
56	14. Electrical Characteristics 14.4 AC Characteristics 14.4.7 Power-on Reset Timing	Revised the value of "TBD" Revised from "LVDL_minimum" to "VDH_minimum"
78	14. Electrical Characteristics 14.4 AC Characteristics 14.4.12 I2C Timing	Revised the condition of "Noise filter" Revised the note for noise filter
80	14. Electrical Characteristics 14.5 12-bit A/D Converter	 Revised the value of "Conversion time", "Sampling time" and "Compare clock cycle" Revised the value of "State transition time to operation permission" Revised the note
83,84	14. Electrical Characteristics 14.6 Low-voltage Detection Characteristics	Revised the value of SVHR and SVHI
85	14. Electrical Characteristics 14.7 Flash Memory Write/Erase Characteristics	Revised the value of "TBD" Revised the value of typical



Page	Section	Change Results
86,88	14. Electrical Characteristics 14.8 Return Time from Low-Power Consumption Mode	Revised the value of "TBD"
90	15. Ordering Information	Revised from "LCC-52P-M02" to "FPT-52P-M02"

NOTE: Please see "Document History" about later revised information.



Document History

Document Title: S6E1A Series 32-bit Arm® Cortex®-M0+ FM0+ Microcontroller

Document Number: 002-05091

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	1	AKIH	07/16/2014	Migrated to Cypress and assigned document number 002-05091. No change to document contents or format.
*A	5131394	AKIH	02/10/2016	Updated to Cypress format.
*B	5626717	HTER	04/13/2017	 Modified RTC description in "Features, Real-Time Clock(RTC)". Changed starting count value from 01 to 00. Deleted "second, or day of the week" in the Interrupt function (Page 2) Updated Package code and dimensions as follows (Page 7-12, 87-92) FPT-32P-M30 -> LQB032 FPT-48P-M49 -> LQA048 FPT-52P-M02 -> LQC052 LCC-32P-M73 -> WNU032 LCC-48P-M74 -> WNY048 Updated "12.4.7 Power-on Reset Timing". Changed parameter from "Power Supply rise time(Tr)[ms]" to "Power ramp rate(dV/dt)[mV/us]" and add some comments (Page 54) Modified the Chapter name "12.4.9 CSIO Timing" to "12.4.9 CSIO/UART Timing". (Page 56) Added the Baud rate spec in "12.4.9 CSIO Timing". (Page 56-61) Modified "12.4.9 CSIO Timing". Deleted "SPI=1, MS=0" in the titles and added MS=0,1 in the schematic (Page 63-70) Deleted the DMAC description. (Page 1, 6, 36-39, 48) Modified according to the Datasheet Errata (002-05092 Rev.**) as below. Deleted the Pin name of no available. (Page 8-9, 17, 21) Fixed typo from SCLKx_0 to SCKx_0. (Page 56-61) Added the note. (Page 63-69) Corrected the Ordering Information table. (Page 87)
*C	6062224	HUAL	02/07/2018	 Updated Figure of I/O Circuit type A and type D Modified the A/D Converter value in the table 12.5 the changed sampling time is for min value when AVcc < 4.5V for S6E1AxC0A part and this value is changed from 0.5 to 0.3.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless/RF

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu PS₀C cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere

© Cypress Semiconductor Corporation, 2014-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or heazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not lia

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-05091 Rev.*C February 7, 2018 Page 97 of 97