

### General Description

The MAX535/MAX5351 combine a low-power, voltageoutput, 13-bit digital-to-analog converter (DAC) and a precision output amplifier in an 8-pin µMAX or DIP package. The MAX535 operates from a single +5V supply and the MAX5351 operates from a single +3.3V supply. Both devices draw only 280µA of supply current.

The output amplifier's inverting input is available to the user, allowing specific gain configurations, remote sensing, and high output current capability. This makes the MAX535/MAX5351 ideal for a wide range of applications, including industrial process control. Other features include a software shutdown and power-on reset.

The serial interface is compatible with either SPI™/ QSPI™ or Microwire™. The DAC has a double-buffered input, organized as an input register followed by a DAC register. A 16-bit serial word loads data into the input register. The DAC register can be updated independently or simultaneously with the input register. All logic inputs are TTL/CMOS-logic compatible and buffered with Schmitt triggers to allow direct interfacing to optocouplers.

## **Applications**

Industrial Process Controls Automatic Test Equipment Digital Offset and Gain Adjustment Motion Control Remote Industrial Controls Microprocessor-Controlled Systems

#### **Features**

- ♦ 13-Bit DAC with Configurable Output Amplifier
- **♦** +5V Single-Supply Operation (MAX535) +3.3V Single-Supply Operation (MAX5351)
- **♦ Low Supply Current: 0.24mA Normal Operation** 2µA Shutdown Mode
- ♦ Available in 8-Pin µMAX
- ♦ Power-On Reset Clears DAC Output to 0V
- ♦ SPI/QSPI and Microwire Compatible
- ♦ Schmitt-Trigger Digital Inputs for Direct **Optocoupler Interface**

## Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX535ACPA	0°C to +70°C	8 Plastic DIP	±1/2
MAX535BCPA	0°C to +70°C	8 Plastic DIP	±1
MAX535ACUA	0°C to +70°C	8 μΜΑΧ†	±1/2
MAX535BCUA	0°C to +70°C	8 μMAX	±1
MAX535BC/D	0°C to +70°C	Dice*	±1


#### Ordering Information continued at end of data sheet.

†Contact factory for availability.

## Functional Diagram

#### Vnn RFF FΒ OUT DAC REGISTER INPUT REGISTER MIXIM 16-BIT MAX535 SHIFT MAX5351 REGISTER

## Pin Configuration



SPI and QSPI are registered trademarks of Motorola, Inc. Microwire is a registered trademark of National Semiconductor Corp.

MIXIM

CS

DIN

GND

CONTROL

Maxim Integrated Products 1

<sup>\*</sup>Dice are tested at  $T_A = +25$ °C, DC parameters only.

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND	0.3V, +6V
REF, OUT, FB to GND	$-0.3V$ to $(V_{DD} + 0.3V)$
Digital Inputs to GND	0.3V to +6V
Continuous Current into Any Pin	±20mA
Continuous Power Dissipation ( $T_A = +70^{\circ}$ C	C)
Plastic DIP (derate 6.90mW/°C above +70	°C)552mW
μMAX (derate 4.00mW/°C above +70°C)	330mW
CERDIP (derate 8.00mW/°C above +70°C	C)640mW

Operating Temperature Ranges	
MAX535 C A/MAX5351 C A	0°C to +70°C
MAX535_E_A/MAX5351_E_A	40°C to +85°C
MAX535BMJA/MAX5351BMJA	55°C to +125°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10sec).	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS: MAX535**

 $(V_{DD} = +5V \pm 10\%, REF = 2.5V, GND = 0V, R_L = 5k\Omega, C_L = 100pF, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25$ °C. Output buffer connected in unity-gain configuration (Figure 8).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE—AN	ALOG SECT	ION				•
Resolution	N		13			Bits
L. C. C. L. C. C. C. C.		MAX535A			±0.5	
Integral Nonlinearity (Note 1)	INL	MAX535B			±1.0	LSB
(Note 1)		MAX535MJA			±2.0	
Differential Nonlinearity	DNL	Guaranteed monotonic			±1.0	LSB
Offset Error	Vos			±0.3	±8	mV
Offset-Error Tempco	TCVos			6		ppm/°C
Gain Error (Note 1)	GE			-0.5	±6	LSB
Gain-Error Tempco				1		ppm/°C
Power-Supply Rejection Ratio	PSRR	$4.5V \le V_{DD} \le 5.5V$			600	μV/V
REFERENCE INPUT						•
Reference Input Range	V <sub>REF</sub>		0		V <sub>DD</sub> - 1.4	V
Reference Input Resistance	R <sub>REF</sub>	Code dependent, minimum at code 1555 hex	14	20		kΩ
MULTIPLYING-MODE PERFOR	RMANCE					•
Reference -3dB Bandwidth		V <sub>REF</sub> = 0.67Vp-p		650		kHz
Reference Feedthrough		Input code = all 0s, VREF = 3.6Vp-p at 1kHz		-84		dB
Signal-to-Noise Plus Distortion Ratio	SINAD	V <sub>REF</sub> = 1Vp-p at 25kHz, code = full scale		77		dB
DIGITAL INPUTS						'
Input High Voltage	V <sub>IH</sub>		2.4			V
Input Low Voltage	V <sub>IL</sub>				0.8	V
Input Leakage Current	I <sub>IN</sub>	VIN = 0V or VDD		0.001	±0.5	μΑ
Input Capacitance	CIN			8		pF

### **ELECTRICAL CHARACTERISTICS: MAX535 (continued)**

 $(V_{DD} = +5V \pm 10\%, REF = 2.5V, GND = 0V, R_L = 5k\Omega, C_L = 100pF, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25$ °C. Output buffer connected in unity-gain configuration (Figure 8).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE			<u>'</u>			
Voltage Output Slew Rate	SR			0.6		V/µs
Output Settling Time		To $\pm 1/2$ LSB, V <sub>STEP</sub> = 2.5V		16		μs
Output Voltage Swing		Rail-to-rail (Note 2)		0 to V <sub>DD</sub>		V
Current into FB				0.001	±0.1	μΑ
Time to Valid Operation on Start-Up				20		μs
Digital Feedthrough		$\overline{\text{CS}} = \text{V}_{\text{DD}},  \text{DIN} = 100 \text{kHz}$		5		nV-s
POWER SUPPLIES	ı		<b>'</b>			
Supply Voltage	$V_{DD}$		4.5		5.5	V
Supply Current	I <sub>DD</sub>	(Note 3)		0.28	0.4	mA
Supply Current in Shutdown		(Note 3)		4	20	μΑ
Reference Current in Shutdown				0.001	±0.5	μΑ
TIMING CHARACTERISTICS						
SCLK Clock Period	tcp		100			ns
SCLK Pulse Width High	tch		40			ns
SCLK Pulse Width Low	t <sub>CL</sub>		40			ns
CS Fall to SCLK Rise Setup Time	tcss		40			ns
SCLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tcsh		0			ns
DIN Setup Time	tDS		40			ns
DIN Hold Time	tDH		0			ns
SCLK Rise to CS Fall Delay	tcso		40			ns
CS Rise to SCLK Rise Hold Time	tcs1		40			ns
CS Pulse Width High	tcsw		100			ns

Note 1: Guaranteed from code 22 to code 8191 in unity-gain configuration.

Note 2: Accuracy is better than 1LSB for V<sub>OUT</sub> = 8mV to V<sub>DD</sub> - 100mV, guaranteed by a power-supply rejection test at the end points.

**Note 3:**  $R_L = \infty$ , digital inputs at GND or  $V_{DD}$ .

#### **ELECTRICAL CHARACTERISTICS: MAX5351**

 $(V_{DD}=+3.15V\ to\ +3.6V,\ REF=1.25V,\ GND=0V,\ R_L=5k\Omega,\ C_L=100pF,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless otherwise noted.$  Typical values are at  $T_A=+25^{\circ}C.$  Output buffer connected in unity-gain configuration (Figure 8).)

Gain Error (Note 4)         GE	PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Integral Nonlinearity   INL   MAX5351A   ±1   LSB   MAX5351B   ±2   LSB   MAX5351MJA   ±4   LSB   MAX5351MJA   ±4   LSB   MAX5351MJA   ±4   LSB   MAX5351MJA   ±4   LSB   MAX5351MJA   ±1   LSB   MA	STATIC PERFORMANCE—ANA	LOG SECT	ION				
Integral Nonlinearity (Note 4)	Resolution	N		13			Bits
INL   MAXSS1MJA	Laborat November 2		MAX5351A			±1	
MAX5351MJA	,	INL	MAX5351B			±2	LSB
Offset Error         Vos         ±0.3         ±8         mV           Offset-Error Tempco         TCVos         6         ppm/*d           Gain Error (Note 4)         GE         -0.5         ±6         LSB           Gain-Error Tempco         9         -0.5         ±6         LSB           Power-Supply Rejection Ratio         PSRR         -0.0         μ/V           Reference Input Range         VREF         0         VDD - 1.4         V           Reference Input Resistance         RREF         Code dependent, minimum at code 1555 hex         14         20         kC           MULTIPLYING-MODE PERFORMANCE (VDD = +3.3V)         Reference -3dB Bandwidth         VREF = 0.67Vp-p         650         kHz           Reference Feedthrough         Input code = all 0s, VREF = 1.9Vp-p at 1kHz         -84         dB           Signal-to-Noise Plus Distortion Ratio         SINAD         VREF = 1Vp-p at 25kHz, code = full scale         72         dB           DistiTAL INPUTS         VII         VREF = 1Vp-p at 25kHz, code = full scale         72         V         dB           Input Leakage Current         I lin         VII         V	(11016 4)		MAX5351MJA			±4	
Offset-Error Tempco         TCVOS         6         ppm/°t           Gain Error (Note 4)         GE         -0.5         ±6         LSB           Gain Error Tempco         1         ppm/°t         600         μ/V           Power-Supply Rejection Ratio         PSRR         600         μ/V           Reference Input Resistance         Reference Input Resistance         0         VD - 1.4         V           Reference Input Resistance         RREF         Code dependent, minimum at code 1555 hex         14         20         kΩ           MULTIPLYING-MODE PERFORMANCE (VDD = +3.3V)         Feference -3dB Bandwidth         VREF = 0.67Vp-p         650         kHz           Reference Feedthrough         Input code = all 0s, VREF = 1.9Vp-p at 1kHz         -84         dB           Signal-to-Noise Plus Distortion Ratio         SINAD         VREF = 1Vp-p at 25kHz, code = full scale         72         dB           DIGITAL INPUTS           Input Liqual Voltage         ViH         2.4         V           Input Lakage Current         Inn         ViN = 0V or VDD         0.00         0.6         V           Input Lakage Current         Inn         ViN = 0V or VDD         8         pF           DYNAMIC PERFORMANCE         V         1	Differential Nonlinearity	DNL	Guaranteed monotonic			±1.0	LSB
Gain Error (Note 4)         GE	Offset Error	Vos			±0.3	±8	mV
Gain-Error Tempco         1         ppm/°C           Power-Supply Rejection Ratio         PSRR         600         μ/ν/ν           REFERENCE INPUT           Reference Input Range         VREF         0         VDD - 1.4         V           Reference Input Resistance         RREF         Code dependent, minimum at code 1555 hex         14         20         ν Ω           MULTIPLYING-MODE PERFORMANCE (VDD = +3.3V)         Reference -3dB Bandwidth         VREF = 0.67Vp-p         650         kHz         dB           Reference -3dB Bandwidth         VREF = 0.67Vp-p         650         kHz         dB         MULTIPLYING-MODE PERFORMANCE (VDD = +3.3V)         dB         dB         dB         MB         MB         dB         MB	Offset-Error Tempco	TCVos			6		ppm/°C
Power-Supply Rejection Ratio         PSRR         μV/V           REFERENCE INPUT         Reference Input Range         VREF         Code dependent, minimum at code 1555 hex         0         VDD - 1.4         V           Reference Input Resistance         RREF         Code dependent, minimum at code 1555 hex         14         20         - 40         MΩ           MULTIPLYING-MODE PERFORMANCE (VDD = +3.3V)         Reference -3dB Bandwidth         VREF = 0.67VP·P         650         kHz         Reference Feedthrough         650         kHz         Reference Feedthrough         Input code = all 0s, VREF = 1.9VP·P at 1kHz         -84         dB         dB         3dB         3dB         Signal-to-Noise Plus Distortion Ratio         VREF = 1VP·P p at 25kHz, code = full scale         72         wB         dB         dB         3dB         AB         Signal-to-Noise Plus Signal-to-Noise Plu	Gain Error (Note 4)	GE			-0.5	±6	LSB
REFERENCE INPUT         Reference Input Range         VREF         Code dependent, minimum at code 1555 hex         14         20         VDD - 1.4         V           Reference Input Resistance         RREF         Code dependent, minimum at code 1555 hex         14         20         V ACQ         MULTIPLYING-MODE PERFORMANCE (VDD = +3.3V)           Reference - 3dB Bandwidth         VREF = 0.67 Vp-p         650         kHz         KHz         Reference Feedthrough         Input code = all 0s, VREF = 1.9 Vp-p at 1kHz         -84         M BB         MBB         Signal-1o-Noise Plus Distortion Ratio         SINAD         VREF = 1 Vp-p at 25kHz, code = full scale         72         dB         MB         MBB	Gain-Error Tempco				1		ppm/°C
Reference Input Range         VREF         Code dependent, minimum at code 1555 hex         14         20         VDD - 1.4         V           Reference Input Resistance         RREF         Code dependent, minimum at code 1555 hex         14         20         KΩ           MULTIPLYING-MODE PERFORMANCE (VDD = +3.3V)           Reference -3dB Bandwidth         VREF = 0.67Vp-p         650         kHz           Reference Feedthrough         Input code = all 0s, VREF = 1.9Vp-p at 1kHz         -84         dB           Signal-to-Noise Plus Distortion Ratio         SINAD         VREF = 1Vp-p at 25kHz, code = full scale         72         dB           DIGITAL INPUTS         SINAD         VREF = 1Vp-p at 25kHz, code = full scale         2.4         V           Input Low Voltage         VIL         2.4         V           Input Low Voltage         VIL         2.4         V           Input Leakage Current         Inn         VIN = 0V or VDD         0.001         ±0.5         µA           Input Capacitance         Cin         To ±1/2LSB, VSTEP = 1.25V         16         µs         pF           DYNAMIC PERFORMANCE           Voltage Output Siew Rate         SR         0.6         V         µs           Output Voltage Swing         Rail-to-	Power-Supply Rejection Ratio	PSRR				600	μV/V
Reference Input Resistance   RREF   Code dependent, minimum at code 1555 hex   14   20   KΩ   MULTIPLYING-MODE PERFORMANCE (VDD = +3.3V)	REFERENCE INPUT	-1					
MULTIPLYING-MODE PERFORMANCE (VDD = ±3.3V)           Reference -3dB Bandwidth         VREF = 0.67VP-p         650         kHz           Reference Feedthrough         Input code = all 0s, VREF = 1.9VP-p at 1kHz         -84         dB           Signal-to-Noise Plus Distortion Ratio         SINAD         VREF = 1VP-p at 25kHz, code = full scale         72         dB           DIGITAL INPUTS           Input High Voltage         VIH         2.4         V         V           Input Low Voltage         VIL         0.6         V           Input Leakage Current         I <sub>IN</sub> VIN = 0V or VDD         0.001         ±0.5         µA           Input Capacitance         C <sub>IN</sub> 8         pF         DYMAMIC PERFORMANCE           Voltage Output Slew Rate         SR         0.6         V/µs         V/µs           Output Settling Time         To ±1/2LSB, VSTEP = 1.25V         16         µs           Output Voltage Swing         Rail-to-rail (Note 5)         0 to VDD         V           Current into FB         0.001         ±0.1         µA           Time to Valid Operation on Start-Up         \(\overline{CS} = VDD, DIN = 100kHz)         5         nV-s           POWER SUPPLIES           Supply Voltage	Reference Input Range	V <sub>REF</sub>		0	V	DD - 1.4	V
Reference - 3dB Bandwidth   VREF = 0.67Vp-p   650	Reference Input Resistance	R <sub>REF</sub>	Code dependent, minimum at code 1555 hex	14	20		kΩ
Reference Feedthrough   Input code = all 0s, VREF = 1.9Vp-p at 1kHz   -84   dB	MULTIPLYING-MODE PERFOR	MANCE (V	DD = +3.3V)				
Signal-to-Noise Plus   Distortion Ratio   SINAD   VREF = 1Vp-p at 25kHz, code = full scale   72   dB	Reference -3dB Bandwidth		VREF = 0.67Vp-p		650		kHz
Distortion Ratio   VREF = 1Vp-p at 25kHz, code = full scale   72	Reference Feedthrough		Input code = all 0s, V <sub>REF</sub> = 1.9Vp-p at 1kHz		-84		dB
Digital Input S   Digital Input High Voltage   ViH	Signal-to-Noise Plus	SINIAD	Voca 1)/o p at 25kHz and a full scale		72		4D
Input High Voltage	Distortion Ratio	SINAD	VHEF = 1 VP-P at 25K112, Code = 1uli Scale		12		l db
Input Low Voltage	DIGITAL INPUTS						
Input Leakage Current	Input High Voltage	VIH		2.4			V
DYNAMIC PERFORMANCE   SR   O.6   V/μs	Input Low Voltage	V <sub>IL</sub>				0.6	V
DYNAMIC PERFORMANCE         Voltage Output Slew Rate       SR       0.6       V/μs         Output Settling Time $To \pm 1/2LSB$ , VSTEP = 1.25V       16       μs         Output Voltage Swing       Rail-to-rail (Note 5)       0 to VDD       V         Current into FB       0.001 $\pm 0.1$ μA         Time to Valid Operation on Start-Up $20$ μs         Digital Feedthrough $\overline{CS} = V_{DD}$ , DIN = 100kHz $5$ nV-s         POWER SUPPLIES         Supply Voltage $V_{DD}$ $0.24$ $0.4$ mA         Supply Current $I_{DD}$ (Note 6) $0.24$ $0.4$ mA         Supply Current in Shutdown       (Note 6) $1.6$ $10$ $\mu$ A	Input Leakage Current	I <sub>IN</sub>	$V_{IN} = 0V \text{ or } V_{DD}$		0.001	±0.5	μΑ
Voltage Output Slew RateSR0.6V/μsOutput Settling Time $To \pm 1/2LSB$ , $V_{STEP} = 1.25V$ $16$ $μs$ Output Voltage SwingRail-to-rail (Note 5) $0$ to $V_{DD}$ $V$ Current into FB $0.001$ $\pm 0.1$ $μA$ Time to Valid Operation on Start-Up $20$ $μs$ Digital Feedthrough $\overline{CS} = V_{DD}$ , DIN = $100kHz$ $5$ $nV-s$ POWER SUPPLIESSupply Voltage $V_{DD}$ $3.15$ $3.6$ $V$ Supply Current $I_{DD}$ (Note 6) $0.24$ $0.4$ $mA$ Supply Current in Shutdown(Note 6) $1.6$ $10$ $μA$	Input Capacitance	CIN			8		pF
Output Settling Time       To ±1/2LSB, VSTEP = 1.25V       16       μs         Output Voltage Swing       Rail-to-rail (Note 5)       0 to VDD       V         Current into FB       0.001       ±0.1       μA         Time to Valid Operation on Start-Up       20       μs         Digital Feedthrough $\overline{CS} = V_{DD}$ , DIN = 100kHz       5       nV-s         POWER SUPPLIES         Supply Voltage $V_{DD}$ 3.15       3.6       V         Supply Current       IDD       (Note 6)       0.24       0.4       mA         Supply Current in Shutdown       (Note 6)       1.6       10 $\mu$ A	DYNAMIC PERFORMANCE						
Output Voltage Swing       Rail-to-rail (Note 5)       0 to V <sub>DD</sub> V         Current into FB       0.001 ±0.1 μA       μA         Time to Valid Operation on Start-Up       20 μs       μs         Digital Feedthrough $\overline{CS} = V_{DD}$ , DIN = 100kHz       5 nV-s         POWER SUPPLIES         Supply Voltage $V_{DD}$ 3.15 3.6 V         Supply Current $I_{DD}$ (Note 6)       0.24 0.4 mA         Supply Current in Shutdown       (Note 6)       1.6 10 μA	Voltage Output Slew Rate	SR			0.6		V/µs
Current into FB       0.001       ±0.1       μA         Time to Valid Operation on Start-Up       20       μs         Digital Feedthrough $\overline{CS} = V_{DD}$ , DIN = 100kHz       5       nV-s         POWER SUPPLIES         Supply Voltage $V_{DD}$ 3.15       3.6       V         Supply Current $I_{DD}$ (Note 6)       0.24       0.4       mA         Supply Current in Shutdown       (Note 6)       1.6       10 $\mu$ A	Output Settling Time		To $\pm 1/2$ LSB, V <sub>STEP</sub> = 1.25V		16		μs
Time to Valid Operation on Start-Up	Output Voltage Swing		Rail-to-rail (Note 5)		0 to V <sub>DD</sub>		V
on Start-Up	Current into FB				0.001	±0.1	μΑ
POWER SUPPLIES           Supply Voltage         V <sub>DD</sub> 3.15         3.6         V           Supply Current         I <sub>DD</sub> (Note 6)         0.24         0.4         mA           Supply Current in Shutdown         (Note 6)         1.6         10         μA					20		μs
Supply Voltage         VDD         3.15         3.6         V           Supply Current         IDD         (Note 6)         0.24         0.4         mA           Supply Current in Shutdown         (Note 6)         1.6         10         μA	Digital Feedthrough		$\overline{\text{CS}} = \text{V}_{\text{DD}},  \text{DIN} = 100 \text{kHz}$		5		nV-s
Supply Current         I <sub>DD</sub> (Note 6)         0.24         0.4         mA           Supply Current in Shutdown         (Note 6)         1.6         10         μA	POWER SUPPLIES	1	1	1			I
Supply Current         I <sub>DD</sub> (Note 6)         0.24         0.4         mA           Supply Current in Shutdown         (Note 6)         1.6         10         μA	Supply Voltage	V <sub>DD</sub>		3.15		3.6	V
Supply Current in Shutdown (Note 6) 1.6 10 μA		I <sub>DD</sub>	(Note 6)		0.24	0.4	mA
		1	, ,		1.6	10	μΑ
					0.001	±0.5	μA

## **ELECTRICAL CHARACTERISTICS: MAX5351 (continued)**

 $(V_{DD}=+3.15V\ to\ +3.6V,\ REF=1.25V,\ GND=0V,\ R_L=5k\Omega,\ C_L=100pF,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless otherwise noted.$  Typical values are at  $T_A=+25^{\circ}C.$  Output buffer connected in unity-gain configuration (Figure 8).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TIMING CHARACTERISTICS						
SCLK Clock Period	tcp		100			ns
SCLK Pulse Width High	tch		40			ns
SCLK Pulse Width Low	tcL		40			ns
CS Fall to SCLK Rise Setup Time	tcss		40			ns
SCLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tcsh		0			ns
DIN Setup Time	tDS		40			ns
DIN Hold Time	tDH		0			ns
SCLK Rise to CS Fall Delay	tcso		40			ns
CS Rise to SCLK Rise Hold Time	tcs1		40			ns
CS Pulse Width High	tcsw		100			ns


Note 4: Guaranteed from code 44 to code 8191 in unity-gain configuration.

Note 5: Accuracy is better than 1LSB for V<sub>OUT</sub> = 8mV to V<sub>DD</sub> - 150mV, guaranteed by a power-supply rejection test at the end points.

**Note 6:**  $R_L = \infty$ , digital inputs at GND or  $V_{DD}$ .

## Typical Operating Characteristics

(MAX535 only,  $V_{DD}$  = +5V,  $R_L$  = 5k $\Omega$ ,  $C_L$  = 100pF,  $T_A$  = +25°C, unless otherwise noted.)




## \_Typical Operating Characteristics (continued)


(MAX535 only,  $V_{DD}$  = +5V,  $R_L$  = 5k $\Omega$ ,  $C_L$  = 100pF,  $T_A$  = +25°C, unless otherwise noted.)

#### MAX535 (continued)


#### MAJOR-CARRY TRANSITION



#### DIGITAL FEEDTHROUGH (fSCLK = 100kHz)




#### DYNAMIC RESPONSE



GAIN = 2, SWITCHING FROM CODE 0 TO 8040

Typical Operating Characteristics (continued)

(MAX5351 only,  $V_{DD} = +3.3V$ ,  $R_L = 5k\Omega$ ,  $C_L = 100pF$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



### Pin Description

PIN	NAME	FUNCTION
1	OUT	DAC Output Voltage
2	CS	Chip-Select Input. Active low.
3	DIN	Serial-Data Input
4	SCLK	Serial-Clock Input
5	FB	DAC Output Amplifier Feedback
6	REF	Reference Voltage Input
7	GND	Ground
8	V <sub>DD</sub>	Positive Power Supply

### Detailed Description

The MAX535/MAX5351 contain a 13-bit, voltage-output digital-to-analog converter (DAC) that is easily addressed using a simple 3-wire serial interface. It includes a 16-bit shift register, and has a doubled-buffered input composed of an input register and a DAC register (see *Functional Diagram*). In addition to the voltage output, the amplifier's negative input is available to the user.

The DAC is an inverted R-2R ladder network that converts a 13-bit digital input into an equivalent analog output voltage in proportion to the applied reference voltage input. Figure 1 shows a simplified circuit diagram of the DAC.

#### Reference Inputs

The reference input accepts positive DC and AC signals. The voltage at the reference input sets the full-scale output voltage for the DAC. The reference input voltage range is 0V to (VDD - 1.4V). The output voltage (VOUT) is represented by a digitally programmable voltage source as:

where NB is the numeric value of the DAC's binary input code (0 to 8191), VREF is the reference voltage, and Gain is the externally set voltage gain.

The impedance at the reference input is code dependent, ranging from a low value of  $14k\Omega$  when the DAC has an input code of 1555 hex, to a high value exceeding several giga ohms (leakage currents) with an input




Figure 1. Simplified DAC Circuit Diagram

code of 0000 hex. Because the input impedance at the reference pin is code dependent, load regulation of the reference source is important.

The REF reference input has a  $14k\Omega$  guaranteed minimum input impedance. A voltage reference with a load regulation of 6ppm/mA, such as the MAX873, would typically deviate by 0.0062LSB (0.009LSB worst case) when driving the MAX535 reference input at 2.5V.

In shutdown mode, the MAX535/MAX5351's REF input enters a high-impedance state with a typical input leakage current of  $0.001\mu A$ .

The reference input capacitance is also code dependent and typically ranges from 15pF (with an input code of all 0s) to 50pF (with an input code of all 1s).

#### Output Amplifier

The MAX535/MAX5351's DAC output is internally buffered by a precision amplifier with a typical slew rate of 0.6V/µs. Access to the output amplifier's inverting input provides the user greater flexibility in output gain setting/signal conditioning (see the *Applications Information* section).

With a full-scale transition at the MAX535/MAX5351 output, the typical settling time to  $\pm 1/2 LSB$  is 16µs when loaded with 5k $\Omega$  in parallel with 100pF (loads less than  $2k\Omega$  degrade performance).

The MAX535 output amplifier's output dynamic responses and settling performances are shown in the *Typical Operating Characteristics*.

#### Shutdown Mode

The MAX535/MAX5351 feature a software-programmable shutdown that reduces supply current to a typical value of  $4\mu$ A. Writing 111XXXXXXXXXXXXX as the input-control word puts the MAX535/MAX5351 in shutdown mode (Table 1).

In shutdown mode, the MAX535/MAX5351 output amplifier and the reference input enter a high-impedance state. The serial interface remains active. Data in the input registers is retained in shutdown, allowing the MAX535/MAX5351 to recall the output state prior to entering shutdown. Exit shutdown mode by either recalling the previous configuration or by updating the DAC with new data. When powering up the device or bringing it out of shutdown, allow 20us for the output to stabilize.

#### Serial-Interface Configurations

The MAX535/MAX5351's 3-wire serial interface is compatible with both Microwire™ (Figure 2) and SPI™/QSPI™ (Figure 3). The serial input word consists of three control bits followed by 13 data bits (MSB first), as shown in Figure 4. The 3-bit control code determines the MAX535/MAX5351's response outlined in Table 1.

The MAX535/MAX5351's digital inputs are double buffered. Depending on the command issued through the serial interface, the input register can be loaded without affecting the DAC register, the DAC register can be loaded directly, or the DAC register can be updated from the input register (Table 1).

#### Serial-Interface Description

The MAX535/MAX5351 require 16 bits of serial data. Table 1 lists the serial-interface programming commands. For certain commands, the 13 data bits are "don't cares." Data is sent MSB first and can be sent in two 8-bit packets or one 16-bit word ( $\overline{\text{CS}}$  must remain low until 16 bits are transferred). The serial data is composed of three control bits (C2, C1, C0), followed by the 13 data bits D12...D0 (Figure 4). The 3-bit control code determines:

- The register to be updated
- The configuration when exiting shutdown

Figure 5 shows the serial-interface timing requirements. The chip-select pin  $\overline{(CS)}$  must be low to enable the DAC's serial interface. When  $\overline{CS}$  is high, the interface control circuitry is disabled.  $\overline{CS}$  must go low at least toss before the rising serial clock (SCLK) edge to properly clock in the first bit. When  $\overline{CS}$  is low, data is clocked into the internal shift register via the serial-data input pin (DIN) on SCLK's rising edge. The maximum guaranteed clock frequency is 10MHz. Data is latched into the MAX535/MAX5351 input/DAC register on  $\overline{CS}$ 's rising edge.




Figure 2. Connections for Microwire




Figure 3. Connections for SPI/QSPI




Figure 4. Serial-Data Format

**Table 1. Serial-Interface Programming Commands** 

	10	6-BIT SE	RIAL WORD	FUNCTION	
C2	C1	CO	D12D0 MSB LSB		
Х	0	0	13 bits of data	Load input register; DAC register immediately updated (also exit shutdown).	
Χ	0	1	13 bits of data	Load input register; DAC register unchanged.	
Х	1	0	xxxxxxxxxxx	Update DAC register from input register (also exit shutdown; recall previous state).	
1	1	1	XXXXXXXXXXXX	Shutdown	
0	1	1	XXXXXXXXXXXX	No operation (NOP)	

<sup>&</sup>quot;X" = Don't care




Figure 5. Serial-Interface Timing Diagram




Figure 6. Detailed Serial-Interface Timing Diagram




Figure 7. Multiple MAX535/MAX5351s Sharing Common DIN and SCLK Lines

Figure 7 shows a method of connecting several MAX535/MAX5351s. In this configuration, the clock and the data bus are common to all devices and separate chip-select lines are used for each IC.

## \_Applications Information

#### Unipolar Output

For a unipolar output, the output voltage and the reference input have the same polarity. Figure 8 shows the MAX535/MAX5351 unipolar output circuit, which is also the typical operating circuit. Table 2 lists the unipolar output codes.

For rail-to-rail output, see Figure 9. This circuit shows the MAX535/MAX5351 with the output amplifier configured with a closed-loop gain of +2 to provide 0V to 5V full-scale range when a 2.5V reference is used. When using the MAX5351 with a 1.25V reference, this circuit provides a 0V to 2.5V full-scale range.

#### **Bipolar Output**

The MAX535/MAX5351 output can be configured for bipolar operation using Figure 10's circuit.

$$V_{OUT} = V_{REF} [(2NB / 8192) - 1]$$

where NB is the numeric value of the DAC's binary input code. Table 3 shows digital codes (offset binary) and the corresponding output voltage for Figure 10's circuit.

### Table 2. Unipolar Code Table

DAC MSB	CONTE	NTS LSB	ANALOG OUTPUT
11111	1111	1111	$+V_{REF}\left(\frac{8191}{8192}\right)$
10000	0000	0001	$+V_{REF}\left(\frac{4097}{8192}\right)$
10000	0000	0000	$+V_{REF}\left(\frac{4096}{8192}\right) = \frac{+V_{REF}}{2}$
01111	1111	1111	+ V <sub>REF</sub> $\left(\frac{4095}{8192}\right)$
00000	0000	0001	$+V_{REF}\left(\frac{1}{8192}\right)$
00000	0000	0000	0V

#### Using an AC Reference

In applications where the reference has AC-signal components, the MAX535/MAX5351 have multiplying capability within the reference input range specifications. Figure 11 shows a technique for applying a sine-wave signal to the reference input where the AC signal is offset before being applied to REF. The reference voltage must never be more negative than GND.

Table 3. Bipolar Code Table

DAC MSB	CONTE	NTS LSB	ANALOG OUTPUT
11111	1111	1111	$+V_{REF}\left(\frac{4095}{4096}\right)$
10000	0000	0001	$+V_{REF}\left(\frac{1}{4096}\right)$
10000	0000	0000	0V
01111	1111	1111	$-V_{REF}\left(\frac{1}{4096}\right)$
00000	0000	0001	$-V_{REF}\left(\frac{4095}{4096}\right)$
00000	0000	0000	$-V_{REF}\left(\frac{4096}{4096}\right) = -V_{REF}$

The MAX535's total harmonic distortion plus noise (THD + N) is typically less than -77dB (full-scale code), and the MAX5351's THD + N is typically less than -72dB (full-scale code), given a 1Vp-p signal swing and input frequencies up to 25kHz. The typical -3dB frequency is 650kHz for both devices, as shown in the *Typical Operating Characteristics* graphs.

Digitally Programmable Current Source

The circuit of Figure 12 places an NPN transistor (2N3904 or similar) within the op-amp feedback loop to implement a digitally programmable, unidirectional current source. This circuit can be used to drive 4–20mA current loops, which are commonly used in industrial-control applications. The output current is calculated with the following equation:

$$IOUT = (V_{REF} / R) \times (NB / 8192)$$

where NB is the numeric value of the DAC's binary input code and R is the sense resistor shown in Figure 12.




Figure 8. Unipolar Output Circuit




Figure 9. Unipolar Rail-to-Rail Output Circuit




Figure 10. Bipolar Output Circuit




Figure 12. Digitally Programmable Current Source

#### Power-Supply Considerations

On power-up, the input and DAC registers are cleared (set to zero code).

For rated MAX535/MAX5351 performance, REF should be at least 1.4V below VDD. Bypass VDD with a 4.7 $\mu$ F capacitor in parallel with a 0.1 $\mu$ F capacitor to GND. Use short lead lengths and place the bypass capacitors as close to the supply pins as possible.




Figure 11. AC Reference Input Circuit

#### Grounding and Layout Considerations

Digital or AC transient signals on GND can create noise at the analog output. Tie GND to the highest-quality ground available.

Good printed circuit board ground layout minimizes crosstalk between the DAC output, reference input, and digital input. Reduce crosstalk by keeping analog lines away from digital lines. Wire-wrapped boards are not recommended.


# Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX535AEPA	-40°C to +85°C	8 Plastic DIP	±1/2
MAX535BEPA	-40°C to +85°C	8 Plastic DIP	±1
MAX535AEUA	-40°C to +85°C	8 μΜΑΧ <sup>†</sup>	±1/2
MAX535BEUA	-40°C to +85°C	8 μΜΑΧ	±1
MAX535BMJA	-55°C to +125°C	8 CERDIP**	±2
MAX5351ACPA	0°C to +70°C	8 Plastic DIP	±1
MAX5351BCPA	0°C to +70°C	8 Plastic DIP	±2
MAX5351ACUA	0°C to +70°C	8 μΜΑΧ†	±1
MAX5351BCUA	0°C to +70°C	8 μMAX	±2
MAX5351BC/D	0°C to +70°C	Dice*	±2
MAX5351AEPA	-40°C to +85°C	8 Plastic DIP	±1
MAX5351BEPA	-40°C to +85°C	8 Plastic DIP	±2
MAX5351AEUA	-40°C to +85°C	8 μΜΑΧ <sup>†</sup>	±1
MAX5351BEUA	-40°C to +85°C	8 μΜΑΧ	±2
MAX5351BMJA	-55°C to +125°C	8 CERDIP**	±4

**Chip Information** 

**TRANSISTOR COUNT: 1677** 


## Package Information




<sup>†</sup> Contact factory for availability.

<sup>\*</sup> Dice are tested at +25°C, DC parameters only. \*\* Contact factory for availability and processing to MIL-STD-883.

## Package Information (continued)





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600