

2A, 24V, 500kHz, High-Efficiency, Synchronous, Step-Down Converter

DESCRIPTION

The MP2314S is a high-efficiency, synchronous, rectified, step-down, switch mode converter with built-in, internal power MOSFETs. It is a next generation of the MP2314. It offers a very compact solution to achieve 2A continuous output current over a wide input supply range with excellent load and line regulation.

The MP2314S uses synchronous mode operation for higher efficiency over the output current-load range. Current mode operation provides fast transient response and eases loop stabilization.

Full protection features include over-current protection (OCP), over-voltage protection, (OVP), and thermal shutdown.

The MP2314S requires a minimal number of readily available, standard, external components and is available in a compact TSOT23-8 package.

FEATURES


- Wide 4.5V to 24V Operating Input Range
- 2A Load Current
- $140m\Omega/65m\Omega$ Low $R_{DS(ON)}$ Internal Power MOSFETs
- Low Quiescent Current
- High-Efficiency Synchronous Mode Operation
- Fixed 500kHz Switching Frequency
- AAM Power Save Mode
- Internal Soft Start
- Output Over-Voltage Protection (OVP)
- Over-Current Protection (OCP) and Hiccup
- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in an TSOT23-8 Package

APPLICATIONS


- Notebook Systems and I/O Power
- Digital Set-Top Boxes
- Flat Panel Television and Monitors

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under quality assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



Efficiency vs. Output Current





ORDERING INFORMATION


Part Number*	Package	Top Marking
MP2314SGJ	TSOT23-8	See below

^{*} For Tape & Reel, add suffix –Z (e.g. MP2314SGJ–Z)

TOP MARKING | ARDY

ARD: Product code Y: Year code

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS "
V _{IN} 0.3V to +26V
V_{SW} 0.3V (-5V < 10ns) to +28V (30V < 10ns)
V _{BST} V _{SW} + 6V
All other pins0.3V to +5.5V (2)
Continuous power dissipation $(T_A = +25^{\circ}C)^{(3)}$
1.25W
Junction temperature150°C
Lead temperature260°C
Storage temperature65°C to 150°C
Recommended Operating Conditions (4)
Supply voltage (V _{IN}) 4.5 to 24V
Output voltage (V _{OUT})0.8V to V _{IN} * D _{MAX}

Operating junction temp (T₁)....-40°C to +125°C

Thermal Resistance (5)	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$
TSOT23-8	100	55°C/W

NOTES:

- 1) Exceeding these ratings may damage the device.
- For details on EN's ABS MAX rating, please refer to the Enable Control section on page 9.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX)- T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 V_{IN} = 12V, T_J = -40°C to +125°C. (6) Typical value is tested at T_J = +25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply current (shutdown)	I _{IN}	V _{EN} = 0V, T _J = 25°C			1	μΑ
Supply current (quiescent)	I_q	V _{EN} = 2V, V _{FB} = 0.85V, AAM = 0.4V		120		μΑ
HS switch on resistance	HS _{RDS-ON}	V _{BST-SW} = 5V		140		mΩ
LS switch on resistance	LS _{RDS-ON}	V _{CC} = 5V		65		mΩ
Switch leakage	SW_{LKG}	$V_{EN} = 0V, V_{SW} = 12V,$ $T_{J} = 25^{\circ}C$			1	μA
Current limit	I _{LIMIT}	Duty cycle = 40%	3	4		Α
Oscillator frequency	f_{SW}	V _{FB} = 750mV	400	500	600	kHz
Foldback frequency	f_{FB}	V _{FB} = 200mV		0.5		f _{SW}
Maximum duty cycle	D_MAX	V _{FB} = 750mV	90	95		%
Minimum on time (7)	T_{ON_MIN}			60		ns
Feedback voltage	V_{FB}		783	791	800	mV
Feedback current	I _{FB}	V _{FB} = 820mV		10	50	nA
EN rising threshold	V _{EN_RISING}		1.26	1.4	1.54	V
EN hysteresis	V _{EN HYS}			150		mV
EN input current	I _{EN}	V _{EN} = 2V	1	2	3	μA
'	2.11	V _{EN} = 0		0	50	nA
EN turn off delay	EN _{Td-off}		5	9	13	μs
V _{IN} under-voltage lockout threshold rising	INUV _{Vth}		3.85	4.05	4.25	٧
V _{IN} under-voltage lockout threshold hysteresis	INUV _{HYS}		600	750	900	mV
VCC regulator	V _{CC}		4.85	5.1	5.35	V
VCC load regulation		I _{CC} = 5mA		1.5		%
Soft-start period	T _{SS}	10% to 90%	0.8	1.5	2.2	ms
Thermal shutdown (7)	T _{SD}			150		°C
Thermal hysteresis (7)	T _{HYS}			20		°C
AAM source current	I _{AAM}			6.7		μΑ
OVP rising threshold	OV _{H_RISE}	FB voltage	115%	120%	125%	VREF
OVP falling threshold	OV _{L_FALL}	FB voltage	104%	109%	114%	VREF
OVP delay (7)	OV_DEY			2		μs

NOTE:

⁶⁾ Not tested in production. Guaranteed by over-temperature correlation.

⁷⁾ Guarantee by engineering sample characterization.




TYPICAL CHARACTERISTICS

 V_{IN} = 19V, V_{OUT} = 5V, L = 6.5 μ H, T_A = 25°C, unless otherwise noted.

24

20



12

INPUT VOLTAGE (V)

12

16

INPUT VOLTAGE (V)


1.6


OUTPUT CURRENT (A)




TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 19V, V_{OUT} = 5V, L = 6.5 μ H, T_A = 25°C, unless otherwise noted.











TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 19V, V_{OUT} = 5V, L = 6.5 μ H, T_A = 25°C, unless otherwise noted.







PIN FUNCTIONS

Pin#	Name	Description	
1	AAM	Advanced asynchronous modulation. Connect AAM to a voltage supply through a resistor divider to force the MP2314S into non-synchronous mode under light-load conditions. Tie AAM to VCC or float AAM to disable AAM mode and force the MP2314S into CCM.	
2	IN	Supply voltage. The MP2314S operates with a 4.5V to 24V input rail. C1 is needed to decouple the input rail. Connect using a wide PCB trace.	
3	SW	Switch output. Connect using a wide PCB trace.	
4	GND	System ground. GND is the reference ground of the regulated output voltage. GND requires special consideration during PCB layout. Connect GND with copper traces and vias.	
5	BST	Bootstrap. A capacitor and a resistor are required between SW and BST to form a floating supply across the high-side switch driver.	
6	EN	Enable. Drive EN high to enable the MP2314S.	
7	VCC	Internal bias supply, internal 5.1V LDO output. Decouple VCC with a 0.1μF - 0.22μF capacitor. The capacitance should be no more than 0.22μF.	
8	FB	Feedback. Connect FB to the tap of an external resistor divider from the output to GND to set the output voltage. The frequency foldback comparator lowers the oscillator frequency when the FB voltage is below 400mV to prevent current-limit runaway during a short-circuit fault condition.	



BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The MP2314S is a high-efficiency, synchronous, rectified, step-down, switch mode converter with built-in, internal power MOSFETs. It offers a very compact solution that achieves 2A of continuous output current with excellent load and line regulation over a wide input supply range.

When the MP2314S operates in a fixed frequency, the peak-current control mode regulates the output voltage. A pulse width modulation (PWM) cycle is initiated by the internal clock. The integrated high-side power MOSFET (HS-FET) turns on and remains on until its current reaches the value set by the COMP voltage (V_{COMP}). When the power switch is off, it remains off until the next clock cycle begins. If the current in the power MOSFET does not reach the COMP set current value within 95% of one PWM period, the power MOSFET is forced off.

Internal Regulator

Most of the internal circuitries are powered by the 5.1V internal regulator. This regulator takes the V_{IN} input and operates in the full V_{IN} range. When V_{IN} is greater than 5.1V, the output of the regulator is in full regulation. When V_{IN} drops below 5.1V, the output decreases. A 0.1µF ceramic capacitor is required for decoupling.

Error Amplifier (EA)

The error amplifier compares the FB voltage with the internal 0.791V reference (REF) and outputs a COMP voltage which is used to control the power MOSFET current. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.

AAM Operation

The MP2314S uses advanced asynchronous modulation (AAM) power save mode in light load. Set the AAM voltage with the tap of an external resistor divider from VCC to GND. Under heavy-load conditions, V_{COMP} is higher than V_{AAM} . When the clock goes low, the HS-FET turns on and remains on until V_{ILsense} reaches the value set by V_{COMP} . The internal clock resets whenever V_{COMP} is higher than V_{AAM} .

Under light-load conditions, the value of V_{COMP} is low. When V_{COMP} is less than V_{AAM} and V_{FB} is less than V_{REF} , V_{COMP} ramps up until it exceeds V_{AAM} . During this time, the internal clock is blocked, and the MP2314S skips some pulses for pulse frequency modulation (PFM) mode and achieves a light-load power save.




Figure 2: Simplified AAM Control Logic

Enable Control (EN)

Enable (EN) is a digital control that turns the regulator on and off. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. An internal $1M\Omega$ resistor from EN to GND allows EN to be floated to shut down the chip.

EN is clamped internally using a 5.6V series Zener diode. Connecting the EN input through a pull-up resistor to the voltage on V_{IN} limits the EN input current below 100μA. For example, with 19V connected to V_{IN} , $R_{PULLUP} \ge (19V - 5.6V) \div 100μA = 134kΩ$.

Connecting the EN directly to a voltage source without any pullup resistor requires limiting the amplitude of the voltage source below 5.5V to prevent damage to the Zener diode.

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) is implemented to prevent the chip from operating at an insufficient supply voltage. The MP2314S UVLO comparator monitors the output voltage of the internal regulator (VCC). The UVLO rising threshold is about 4.05V, while its falling threshold is 3.3V.

Internal Soft Start (SS)

The soft start (SS) is implemented to prevent the converter output voltage from overshooting during start-up. When the chip starts, the internal circuitry generates a soft-start voltage that ramps up from 0V. The soft-start period lasts until the voltage on the soft-start capacitor exceeds the reference voltage of 0.791V. At this point the reference voltage takes over. The soft-start time is internally set to around 1.5ms.



Output Over-Voltage Protection (OVP)

The MP2314S monitors the FB voltage to detect output over-voltage. When the FB voltage rises higher than 120% of the reference voltage, the MP2314S enters a dynamic regulation period. During this period, the IC forces the low-side MOSFET (LS-FET) on until a -800mA negative current limit is achieved. This discharges the output to keep it within the normal range. The MP2314S exits dynamic regulation when FB falls below 109% of the reference voltage.

Over-Current Protection (OCP) and Hiccup

The MP2314S uses a cycle-by-cycle overcurrent limit when the inductor current peak value exceeds the set current-limit threshold. The output voltage begins dropping until FB is below the under-voltage (UV) threshold, typically 50% below the reference. Once UV is triggered, the MP2314S enters hiccup mode to restart the part periodically. This protection mode is especially useful when the output is dead-shorted to ground. The average shortcircuit current is reduced greatly to alleviate the thermal issue and protect the regulator. The MP2314S exits hiccup mode once the overcurrent condition is removed.

Pre-Bias Start-Up

The MP2314S is designed for monotonic startup into pre-biased loads. If the output is prebiased to a certain voltage during start-up, the BST voltage is refreshed and charged, and the voltage on the soft-start capacitor is charged as well. If the BST voltage exceeds its rising threshold voltage and the soft-start capacitor voltage exceeds the sensed output voltage at FB, the part begins working normally.

Thermal Shutdown

Thermal shutdown is implemented to prevent the chip from operating at exceedingly high temperatures. When the silicon die temperature is higher than 150°C, the entire chip shuts down. When the temperature is lower than its lower threshold, typically 130°C, the chip is enabled again.

Floating Driver and Bootstrap Charging

The floating power MOSFET driver is powered by an external bootstrap capacitor. This floating driver has its own UVLO protection with a rising threshold of 2.2V and a hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by V_{IN} through D1, R3, C3, L1, and C2 (see Figure 3). If V_{IN} - V_{SW} is more than 5V, U2 regulates M3 to maintain a 5V BST voltage across C3.




Figure 3: Internal Bootstrap Charging Circuit

Start-Up and Shutdown

If both V_{IN} and EN are higher than their appropriate thresholds, the chip starts up. The reference block starts first, generating a stable reference voltage and current. The internal regulator is then enabled. The regulator provides a stable supply for the remaining circuitries.

Three events can shut down the chip: EN low, V_{IN} low, and thermal shutdown. In the shutdown procedure, the signaling path is blocked first to prevent any fault triggering. V_{COMP} and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.



APPLICATION INFORMATION

Setting the Output Voltage

An external resistor divider is used to set the output voltage. The feedback resistor (R1) also sets the feedback loop bandwidth with the internal compensation capacitor (see Typical Application on page 1). R2 can then be calculated with Equation (1):

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.791V} - 1}$$
 (1)

The T-type network is highly recommended (see Figure 4).




Figure 4: T-Type Network

Table 1 lists the recommended T-type resistor values for common output voltages.

Table 1: Resistor Selection for Common Output Voltages (7)

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	Rt (kΩ)
1.05	20.5	62	100
1.2	20.5	39.2	75
1.8	40.2	31.6	59
2.5	40.2	18.7	40.2
3.3	40.2	12.7	33
5	40.2	7.5	20

NOTE:

8) The recommended parameters are based on a 44μF output capacitor. A different input voltage, output inductor value, and output capacitor value may affect the selection of R1, R2, and Rt. For additional component parameters, please refer to the Typical Application Circuits section on pages 15 and 16.

Selecting the Inductor

A 1 μ H to 10 μ H inductor with a DC current rating at least 25% percent higher than the maximum load current is recommended for most applications. For the highest efficiency, the inductor DC resistance should be less than 20m Ω . For most designs, the inductance value can be derived using Equation (2):

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{L} \times f_{OSC}}$$
(2)

Where ΔI_{\perp} is the inductor ripple current.

Choose the inductor current to be approximately 40% of the maximum load current. The maximum inductor peak current can be calculated with Equation (3):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$
 (3)

Under light-load conditions below 100mA, a larger inductance is recommended for better efficiency.

Setting the AAM Voltage

The AAM voltage is used to set the transition point from AAM to PWM. It should be chosen to provide the best combination of efficiency, stability, ripple, and transient.

If the AAM voltage is set low, then the stability and ripple improve, but AAM mode and the transient efficiency degrade. Likewise, if the AAM voltage is set high, then AAM mode and the transient efficiency improves, but stability and ripple degrade.

Adjust the AAM threshold by connecting divider resistors from VCC to GND. Note that there is a 6.7µA current source at AAM (see Figure 5).




Figure 5: AAM Network

Generally, V_{AAM} can be calculated with Equation (4):

$$V_{AAM} = \frac{R_5 \times (VCC + 6.7 \mu A \times R_4)}{R_4 + R_5}$$
 (4)

R5 should be no larger than 20k.



The optimized AAM can be found in Figure 6.




Figure 6: AAM Selection for Common Output Voltages (V_{IN} = 4.5V - 24V)

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 22µF capacitor is sufficient.

Since the input capacitor (C1) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (5):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (5)

The worse case condition occurs at VIN = 2VOUT, shown in Equation (6):

$$I_{C1} = \frac{I_{LOAD}}{2} \tag{6}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, a small, high-quality ceramic capacitor (i.e.: 0.1µF) should be placed as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at input.

The input voltage ripple caused by the capacitance can be estimated with Equation (7):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{S} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(7)

Selecting the Output Capacitor

The output capacitor (C2) is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are recommended to keep the output voltage ripple low. The output voltage ripple can be estimated with Equation (8):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right) \tag{8}$$

Where L_1 is the inductor value and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{s}}^{2} \times L_{1} \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$
(9)

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$
 (10)

The characteristics of the output capacitor also affect the stability of the regulation system. The MP2314S can be optimized for a wide range of capacitance and ESR values.

External Bootstrap Diode

An external bootstrap diode may enhance the efficiency of the regulator. The applicable conditions of the external BST diode are:

- V_{OUT} is 5V or 3.3V
- Duty cycle is high: D = $\frac{V_{OUT}}{V_{IN}}$ > 65%



In these cases, an external BST diode is recommended from VCC to BST (see Figure 7).




Figure 7: Add Optional External Bootstrap Diode to Enhance Efficiency

The recommended external BST diode is 1N4148, and the recommended BST capacitor is 0.1 - $1\mu F$.


PCB Layout Guidelines (8)

Efficient PCB layout is critical for stable operation. For best results, refer to Figure 8 and follow the guidelines below.

- 1. Keep the connection of the input ground and GND as short and wide as possible.
- 2. Keep the connection of the input capacitor and IN as short and wide as possible.
- 3. Place the VCC capacitor as close to VCC and GND as possible.
- 4. Make the trace length of VCC VCC capacitor anode VCC capacitor cathode IC GND as short as possible.
- 5. Ensure that all feedback connections are short and direct.
- 6. Place the feedback resistors and compensation components as close to the IC as possible.
- 7. Route SW away from sensitive analog areas, such as FB.

NOTE

9) The recommended layout is based on Figure 9 on page 15.






Figure 8: Sample Board Layout

Design Example

Table 2 is a design example following the application guidelines for the specifications below:

Table 2: Design Example

V _{IN}	19V
V _{out}	5V
I _o	2A

The detailed application schematic is shown in Figure 9. The typical performance and circuit waveforms are shown in the Typical Performance Characteristics section. For more device applications, please refer to the related evaluation board datasheets.



TYPICAL APPLICATION CIRCUITS




Figure 9: $V_{IN} = 6.5V - 24V$, $V_{OUT} = 5V$, $I_{OUT} = 2A$




Figure 10: $V_{IN} = 4.5V - 24V$, $V_{OUT} = 3.3V$, $I_{OUT} = 2A$




Figure 11: $V_{IN} = 4.5V - 24V$, $V_{OUT} = 2.5V$, $I_{OUT} = 2A$






Figure 12: $V_{IN} = 4.5V - 24V$, $V_{OUT} = 1.8V$, $I_{OUT} = 2A$




Figure 13: $V_{IN} = 4.5V - 24V$, $V_{OUT} = 1.2V$, $I_{OUT} = 2A$






Figure 14: $V_{IN} = 4.5V - 24V$, $V_{OUT} = 1.05V$, $I_{OUT} = 2A$



PACKAGE INFORMATION


TSOT23-8






TOP VIEW


RECOMMENDED LAND PATTERN







SIDE VIEW



DETAIL "A"

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS
 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD
 FLASH, PROTRUSION OR GATE BURR
 3) PACKAGE WIDTH DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION
 4) LEAD COPLANARITY(BOTTOM OF LEADS
 AFTER FORMING) SHALL BE 0.10 MILLIMETERS
 MAX.
- 5) JEDEC REFERENCE IS MO193, VARIATION BA 6) DRAWING IS NOT TO SCALE
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.