

FEATURES

Maximum conversion gain: 33 dB typical Gain tuning range: 40 dB minimum PSAT: 26 dBm typical for a gain = 23.5 dB and 19.5 dB OIP3: 31 dBm typical for a gain = 23.5 dB and P_{OUT} = 16.5 dBm per tone OP1dB: 25 dBm typical for a gain = 23.5 dB and 19.5 dB Built-in power detector Built-in envelope detector for LO nulling [Fully integrated, surface-mount, 50-terminal, 16.00 mm ×](#page-28-0) [14.00 mm LGA_CAV package](#page-28-0)

APPLICATIONS

E-band communication systems High capacity wireless backhauls Test and measurement Aerospace and defense

E-Band Upconverter SiP, 81 GHz to 86 GHz

Data Sheet **[ADMV7320](https://www.analog.com/ADMV7320)**

GENERAL DESCRIPTION

The ADMV7320 is a fully integrated system in package (SiP), in phase/quadrature (I/Q) upconverter that operates between an intermediate frequency (IF) input range of dc and 2 GHz and a radio frequency (RF) output range of 81 GHz and 86 GHz. The device uses an image rejection mixer that is driven by a $6\times$ local oscillator (LO) multiplier. The mixer RF output is followed by a variable gain amplifier (VGA) and a power amplifier (PA), providing a conversion gain of 33 dB typical. Differential I and Q mixer inputs are provided and can be driven with differential I and Q baseband waveforms for direct conversion applications. Alternatively, the inputs can be driven using an external 90° hybrid and two external 180 hybrids for single-ended applications.

The ADMV7320 comes in a fully integrated, surface-mount, 50-terminal, 16.00 mm \times 14.00 mm, chip array small outline no lead cavity (LGA_CAV) package. The ADMV7320 operates over the −40°C to +85°C temperature range.

FUNCTIONAL BLOCK DIAGRAM

Rev. D [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADMV7320.pdf&product=ADMV7320&rev=D)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2019–2021 Analog Devices, Inc. All rights reserved. [Technical Support](https://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

10/2019-Revision A: Initial Version

SPECIFICATIONS

T_A = −40°C to +85°C, IF = 1 GHz, LO power = 4 dBm, VD_AMP = +4 V, VGA_CTL12 = −5 V, VG_MIXER = −1 V, VD_MULT = +1.5 V, VGA_VD12 = VGA_VD345 = VGA_VD6 = +4 V, and PA_VD1 = PA_VD2 = +4 V, unless otherwise noted. Measurements performed as upconverter with upper sideband selected and an external 90° hybrid followed by two external 180° hybrids at the IF ports. **Table 1.**

[ADMV7320](https://www.analog.com/ADMV7320) Data Sheet

ABSOLUTE MAXIMUM RATINGS

Table 2.

¹ Samples subject to preconditioning (per J-STD-020 Level 3) prior to the start of the stress test. Level 3 preconditioning consists of the following: bake for 24 hours at 125°C, unbiased soak for 192 hours at 30°C and 60% relative humidity (RH), and reflow of three passes through an oven with a peak temperature of 260°C.

2 Results valid for 600 mW of nominal dc power dissipation for all active devices. Analog Devices, Inc., recommends that users perform their own THB test for all other bias conditions.

³ Valid for package vent hole solder sealed or unsealed during test.

Stresses at or above those listed under Absolute Maximum

Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 $θ$ _{JC} is the junction to case (or die to package) thermal resistance.

Table 3. Thermal Resistance¹

¹Thermal impedance simulated values are based on a JEDEC 2S2P test board with 16 mm × 14 mm thermal vias. Refer to JEDEC standard JESD51-2 for additional information.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

Data Sheet **[ADMV7320](https://www.analog.com/ADMV7320)**

[ADMV7320](https://www.analog.com/ADMV7320) Data Sheet

INTERFACE SCHEMATICS

Figure 3. GND Interface Schematic

Figure 4. IF_IP, IF_IN, IF_QN, IF_QP, and VG_MIXER Interface Schematic

Figure 5. VGA_VG12, VGA_VG345, and VGA_VG6 Interface Schematic

20973-005

20973-006

Figure 6. VGA_VD12, VGA_VD345, and VGA_VD6 Interface Schematic

Figure 9. DET1_REF, DET2_REF, DET1_OUT, and DET2_OUT Interface Schematic

Figure 10. PA_VG1, PA_VG2 Interface Schematic

Figure 11. PA_VD1, PA_VD2 Interface Schematic

Figure 12. LOIN Interface Schematic

Figure 13. VD_AMP, VD_MULT, VG_AMP, and VG_MULT Interface Schematic

TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25$ °C, IF = 1 GHz, IF input power = -4 dBm combined, LO power = +4 dBm, gain adjusted per the Applications Information section, and upper sideband selected, unless otherwise noted.

Figure 15. Maximum Conversion Gain vs. RF Frequency over Temperature, IF Input Power = −20 dBm

Figure 16. Output IP3 vs. RF Frequency over Temperature, Gain = 23.5 dB

Figure 18. Maximum Conversion Gain vs. RF Frequency over LO Power, IF Input Power = −20 dBm

add a sheet and a sheet

Data Sheet **[ADMV7320](https://www.analog.com/ADMV7320)**

Figure 30. Conversion Gain vs. RF Frequency at Various Gain Tuning Modes

Figure 32. Conversion Gain vs. PA Current at Various RF Frequencies, VGA_CTL12 = −1 V, VGA_VD12 = 75 mA, VGA_VD345 = 75 mA, and VGA_VD6 = 75 mA

add a sheet and a sheet

Figure 33. Conversion Gain vs. VGA Drain Current at Various RF Frequencies, VGA_CTL12 = −1 V

Frequencies

Figure 35. PA Drain Current vs. VGA_VG345 + VGA_VG6 Voltage at Various Frequencies

 $T_A = 25^{\circ}$ C, IF = 0.1 GHz, IF input power = -4 dBm combined, LO power = +4 dBm, gain adjusted per the Applications Information section, and upper sideband selected, unless otherwise noted.

Figure 36. Maximum Conversion Gain vs. RF Frequency over Temperature, IF Input Power = −20 dBm

Figure 37. Output IP3 vs. RF Frequency over Temperature, Gain = 23.5 dB

Figure 38. Sideband Rejection vs. RF Frequency over Temperature, $Gain = 23.5 dB$

Figure 39. 6× LO Rejection vs. RF Frequency over Temperature, $Gain = 23.5$ dB

81.0 86.0 81.5 82.0 82.5 83.0 83.5 84.0 84.5 85.0 85.5

20973-04⁻

 20 $+$ $+$ $+$
81.0 81.5 82.0

add a sheet and a sheet

Figure 42. Output IP3 vs. RF Frequency at Various Gains

Figure 43. Sideband Rejection vs. RF Frequency at Various Gains

Figure 44. 6× LO to RF Rejection vs. RF Frequency at Various Gains

 $T_A = 25^{\circ}$ C, IF = 0.5 GHz, IF input power = -4 dBm combined, LO power = +4 dBm, gain adjusted per the Applications Information section, and upper sideband selected, unless otherwise noted.

Figure 47. Maximum Conversion Gain vs. RF Frequency over Temperature, IF Input Power = −20 dBm

Figure 49. Sideband Rejection vs. RF Frequency over Temperature, $Gain = 23.5 dB$

Figure 52. P_{SAT} vs. RF Frequency over Temperature, Gain = 23.5 dB

add a sheet and a sheet

 $T_A = 25$ °C, IF = 2 GHz, IF input power = -4 dBm combined, LO power = +4 dBm, gain adjusted per the Applications Information section, and upper sideband selected, unless otherwise noted.

Figure 58. Maximum Conversion Gain vs. RF Frequency over Temperature, IF Input Power = −20 dBm

Figure 59. Output IP3 vs. RF Frequency over Temperature, Gain = 23.5 dB

Figure 60. Sideband Rejection vs. RF Frequency over Temperature, $Gain = 23.5 dB$

RF FREQUENCY (GHz) Figure 63. P_{SAT} vs. RF Frequency over Temperature, Gain = 23.5 dB

81.0 86.0 81.5 82.0 82.5 83.0 83.5 84.0 84.5 85.0 85.5

20973-063

20

add a sheet and a sheet

Figure 65. Sideband Rejection vs. RF Frequency at Various Gains

Figure 66. 6× LO to RF Rejection vs. RF Frequency at Various Gains

DETECTOR PERFORMANCE

Figure 69. Envelope Detector Output Voltage vs. Total Input Power for Various Input Tone Spacings, RF = 81 GHz

Figure 70. Envelope Detector Output Voltage vs. Total Input Power for Various Input Tone Spacings, RF = 83.5 GHz

Figure 71. Envelope Detector Output Voltage vs. Total Input Power for Various Input Tone Spacings, RF = 86 GHz

Figure 72. PA Detector Output Voltage (DET2_REF − DET2_OUT) vs. Output Power over Temperatures, RF = 81 GHz

Figure 73. PA Detector Output Voltage (DET2_REF − DET2_OUT) vs. Output Power over Temperatures, RF = 83.5 GHz

Figure 74. PA Detector Output Voltage (DET2_REF − DET2_OUT) vs. Output Power over Temperatures, RF = 86 GHz

[ADMV7320](https://www.analog.com/ADMV7320) Data Sheet

Figure 75. PA Detector Sensitivity vs. Output Power over Temperature, RF = 81 GHz

Figure 76. PA Detector Sensitivity vs. Output Power over Temperature, RF = 83.5 GHz

Figure 77. PA Detector Sensitivity vs. Output Power over Temperature, $RF = 86 \text{ GHz}$

RETURN LOSS PERFORMANCE

Figure 78. LO Return Loss vs. LO Frequency over Temperature

Figure 79. RF Return Loss vs. RF Frequency over Temperature

Figure 80. IF Return Loss vs. IF Frequency over Temperature

SPURIOUS PERFORMANCE

TA = 25°C, IF = 1 GHz, IF input power = −4 dBm, and LO power = 4 dBm, unless otherwise noted. Mixer spurious products are measured in dBc from the RF output power for 60 GHz to 90 GHz due to the waveguide bandwidth. Spur values are $(M \times IF) + (N \times LO)$. N/A means not applicable.

M × N Spurious Outputs, RF = 81 GHz, LO = 13.333 GHz

M × N Spurious Outputs, RF = 83.5 GHz, LO = 13.75 GHz

M × N Spurious Outputs, RF = 86 GHz, LO = 14.167 GHz

THEORY OF OPERATION

The ADMV7320 is a fully integrated SiP, I/Q upconverter that is made up of three functional blocks: a mixer and LO path, an envelope detector, a VGA, and a power detector, and a power amplifier and power detector.

MIXER AND LO PATH

The first functional block is a gallium arsenide (GaAs) I/Q upconverter driven by a 6× LO multiplier. The 6× multiplier allows the use of a lower frequency range LO input signal between 13.4 GHz and 14.6 GHz. The 6× multiplier is implemented using a cascade of 3× and 2× multipliers. LO buffer amplifiers are included on chip to allow a typical LO drive level of 4 dBm for typical performance. The LO path feeds a quadrature splitter followed by on-chip baluns that drive the I and Q mixer cores. The mixer cores comprise of singly balanced passive mixers. The RF outputs of the I and Q mixers are then summed through an on-chip Wilkinson power combiner, which is then fed into the second functional block.

ENVELOPE DETECTOR, VGA, AND POWER DETECTOR

The second functional block is a VGA (see [Figure 81\)](#page-22-4). The VGA utilizes multiple gain stages and staggered voltage variable attenuation stages to form a low noise, high linearity variable gain amplifier. The first stage of the VGA is a low noise preamp. A portion of the signal is coupled away and further amplified before driving an on-chip envelope detector. The envelope

detector provides an output that is proportional to the peak envelope power of the incoming signal.

The preamp is followed by the first voltage variable attenuator in the signal path. Then, a second stage amplifier provides additional gain and isolation before driving the second variable attenuator block. Three cascaded gain stages follow the second variable attenuator.

At the output of the second stage, another coupler taps off a small portion of the output signal. The coupled signal is presented to an on-chip diode detector for external monitoring of the output power. A matched reference diode, Detector 1 (DET1), is included to help correct for detector temperature dependencies. A typical application circuit for the power detector is shown in [Figure 83.](#page-23-0)

See the [Applications Information s](#page-24-0)ection for further details on biasing the different blocks. The output of the VGA then feeds into the third functional block of the ADMV7320.

POWER AMPLIFIER AND POWER DETECTOR

The third block is a power amplifier that uses four cascaded gain stages to form the amplifier, see [Figure 82.](#page-22-5) At the output of the last stage, a coupler taps off a small portion of the output signal. The coupled signal is presented to an on-chip diode detector for external monitoring of the output power. A matched reference diode, Detector 2 (DET2), is included to help correct for detector temperature dependencies.

[ADMV7320](https://www.analog.com/ADMV7320) Data Sheet

A typical application circuit for the power detector is shown in [Figure 83.](#page-23-0) See the [Applications Information s](#page-24-0)ection for further details on biasing the different blocks.

Figure 83. Typical Application Circuit for Power Detector

APPLICATIONS INFORMATION **POWER-UP BIAS SEQUENCE**

The ADMV7320 functional blocks use active multiple amplifier and multiplier stages that all use depletion mode pseudomorphic high electron mobility transistors (pHEMTs). To ensure transistor damage does not occur, use the following power-up bias sequence and do not apply RF power to the device on the LO or IF ports before powering up the device:

- 1. Apply −2 V bias to VG_MULT, VG_AMP, VGA_VG12, VGA_VG345, VGA_VG6, PA_VG1, and PA_VG2.
- 2. Apply −1 V bias to VG_MIXER.
- 3. Apply between −5 V (minimum attenuation) and −1 V (maximum attenuation) bias to VGA_CTL12.
- 4. Apply 1.5 V bias to VD_MULT.
- 5. Apply a 4 V bias to VD_AMP, VGA_VD12, VGA_VD345, VGA_VD6, PA_VD1, PA_VD2, DET1_REF_BIAS, DET1_OUT_BIAS, DET2_REF_BIAS and DET2_OUT_BIAS (see [Figure 86\)](#page-27-1).
- 6. Adjust VG_AMP between −2 V and 0 V to achieve a total IVD_AMP current of 175 mA.
- 7. Adjust VGA_VG12 between −2 V and 0 V to achieve a total IVGA_VD12 current of 35 mA.
- 8. Adjust VGA_VG345 and VGA_VG6 between −2 V and 0 V to achieve a total I_{VGA_VD345} and I_{VGA_VD6} current of 215 mA.
- 9. Adjust PA_VG1 between −2 V and 0 V to achieve a total IPA_VD1 current of 400 mA.
- 10. Adjust PA_VG2 between −2 V and 0 V to achieve a total IPA_VD2 current of 400 mA.
- 11. Apply a LO input signal on the LO port and adjust VG_MULT between −2 V and 0 V to achieve a total IVD MULT current of 80 mA.

POWER-DOWN BIAS SEQUENCE

To power-down the ADMV7320, take the following steps:

- 1. Apply a 0 V bias to VD_MULT, VD_AMP, VGA_VD12, VGA_VD345, VGA_VD6, PA_VD1, PA_VD2, DET1_REF_BIAS, DET1_OUT_BIAS, DET2_REF_BIAS, and DET2_OUT_BIAS supply voltage per application circuit.
- 2. Apply a 0 V bias to VGA_CTL12.
- 3. Apply a 0 V bias to VG_MIXER.
- 4. Apply a 0 V bias to VG_MULT, VG_AMP, VGA_VG12, VGA_VG345, VGA_VG6, PA_VG1, and PA_VG2.

LO NULLING

LO nulling is required to achieve optimal overall RF performance, especially for LO to RF rejection. This nulling is achieved by applying dc voltages (V_{DC}) between −0.2 V and +0.2 V to the IF_IN, IF_IP, IF_QN, and IF_QP ports to suppress the 6× LO signal at the RFOUT port across the RF frequency band by approximately 40 dBc. To suppress the 6× LO signal at the RFOUT port, use the following nulling sequence:

- Adjust IF_IN V_{DC} between -0.2 V and $+0.2$ V. Monitor the 6× LO leakage on the RFOUT port. When the desired or maximum level of suppression is achieved, proceed to Step 2.
- 2. Adjust IF_IP V_{DC} between −0.2 V and +0.2 V. Monitor the 6× LO leakage on the RFOUT port. When the desired or maximum level of suppression is achieved, proceed to Step 3.
- 3. Adjust IF_QN V_{DC} input between −0.2 V and +0.2 V. Monitor the 6× LO leakage on the RFOUT port. When the desired or maximum level of suppression is achieved, proceed to Step 4.
- 4. Adjust IF_QP V_{DC} between −0.2 V and +0.2 V. Monitor the 6× LO leakage on the RFOUT port. When the desired or maximum level of suppression is achieved, proceed to Step 5.
- 5. If the desired level of the 6× LO signal on the RFOUT port is still not achieved, further tune each dc voltage to the IF_IN, IF_IP, IF_QN, and IF_QP ports by repeating Step 1 through Step 4. The resolution of the voltage changed on the dc voltage of the inputs must be in the millivolt.
- 6. To ensure that the mixer core is not damaged during the LO nulling, limit each current to IF_IN, IF_IP, IF_QN, and IF_QP to 3 mA.
- 7. LO nulling must be conducted with any change in input LO frequency, temperature change, or when Gain Tuning Order 1 is conducted. The level of suppression changes as those conditions vary.

GAIN TUNING PROCEDURE

The ADMV7320 features three different mechanisms to control the total gain of the transmitter. The first mechanism is the variable gain control of the variable gain control amplifier of the transmitter. The variable gain control is controlled by the VGA_CTL12 pin. The voltage control range to achieve maximum and minimum gain from the VGA is −5 V to −1 V. The second mechanism for further gain control is to lower the IVGA_VD345 and IVGA_VD6 current consumption via the VGA_VG345 and VGA_VG6 pins from the nominal VGA_VG345 + VGA_VG6 voltage to achieve the nominal

IVGA_VD12 + IVGA_VD345 + IVGA_VD6 current consumption. The third mechanism is to lower the IPA_VD1 current consumption via PA_VG1 from the nominal PA_VG1 voltage to achieve the nominal I_{PA_VD1} + I_{PA_VD2} current consumption.

Se[e Table 5 f](#page-25-1)or additional details as to which gain control mechanism to use per the desired gain control range required. The settings detailed i[n Table 5 a](#page-25-1)re guidelines for a gain control approach and may need adjustment depending on application requirements over temperature and frequency.

Follow the gain tuning order to control the gain to achieve the correct gain level for optimal performance.

Table 5. Recommended Gain Settings

LAYOUT

Solder the exposed pad on the underside of the ADMV7320 to a low thermal and electrical impedance ground plane. This pad is typically soldered to an exposed opening in the solder mask. Connect these ground vias to all other ground layers to maximize heat dissipation from the device package.

[Figure 84 i](#page-26-1)llustrates the recommended mechanical layout on the interface plate used to interface to the WR-12 waveguide opening of the ADMV7320. The recommended PCB land pattern footprint is shown in [Figure 85.](#page-26-2)

TYPICAL APPLICATION CIRCUIT

[Figure 86](#page-27-1) shows the typical application circuit.

Figure 86. Typical Application Circuit

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

Rev. D | Page 29 of 29