CNIEE 172

SLLS144E - OCTOBER 1980 - REVISED APRIL 2000


IDACKACE

- Meet or Exceed the Requirements of TIA/EIA-422-B, TIA/EIA-423-B, and TIA/EIA-485-A and ITU Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range of -12 V to 12 V
- Input Sensitivity ... ±200 mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 k $\Omega$  Min
- Operate From Single 5-V Supply
- Low Power Requirements
- Pin-to-Pin Replacement for AM26LS32

#### description

The SN55173, SN65173, and SN75173 are monolithic quadruple differential line receivers with 3-state outputs. They are designed to meet requirements of TIA/EIA-422-B, the TIA/EIA-423-B, TIA/EIA-485-A, and several ITU recommendations. The standards are for balanced multipoint bus transmission at rates up to 10 megabits per second. The four receivers share two OR enable inputs, one active when high, the other active when low. These devices feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ±200 mV over a common-mode input voltage range of -12 V to 12 V. Fail-safe design specifies that if the inputs are open circuited, the outputs are always high. The SN65173 and SN75173 are designed for optimum performance when used with the SN75172 or SN75174 quad differential line drivers.

SN55173JPACKAGE										
SN65173, SN75	173	D OF	R N PACKAGE							
(TOP VIEW)										
,		,								
1										
1B [	1	16	V <sub>CC</sub>							
1A [	2	15	4B							
1Y [	3	14	4A							
G[	4	13	4Y							
2Y [	5	12	G							
2A [	6	11	3Y							
2B [	7	10	3A							
GND 🛛	8	9	3B							
1										



NC-No internal connection

#### THE SN55173 IS NOT RECOMMENDED FOR NEW DESIGNS.

The SN55173 is characterized over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN65173 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C. The SN75173 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

AVAILABLE OPTIONS									
PACKAGED DEVICES									
TA	PLASTIC PLASTIC SMALL OUTLINE CHIP CARRIER (D) (FK)		CERAMIC DIP (J)	PLASTIC DIP (N)					
0°C to 70°C	SN75173D	—	—	SN75173N					
-40°C to 85°C	SN65173D	—	—	SN65173N					
–55°C to 125°C	—	SN55173FK	SN55173J	—					


The D package is available taped and reeled. Add the suffix R to the device type (e.g., SN75173DR).

**FUNCTION TABLE** 

(each receiver)								
DIFFERENTIAL	ENA	BLES	OUTPUT					
A–B	G	G	Y					
	Н	Х	Н					
$V_{ID} \ge 0.2 V$	Х	L	Н					
	Н	Х	?					
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	Х	L	?					
	Н	Х	L					
$V_{ID} \leq -0.2 V$	Х	L	L					
Х	L	Н	Z					
Open circuit	Х	L	Н					
	Н	Х	Н					

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

# logic symbol †




 $\dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.




SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

### logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

#### schematics of inputs and outputs





SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) <sup>†</sup>
Supply voltage, V <sub>CC</sub> (see Note 1)
Input voltage (V <sub>I</sub> or B inputs)±25 V
Differential input voltage, V <sub>ID</sub> (see Note 2)
Enable input voltage, V <sub>I</sub>
Low-level output current, I <sub>OL</sub>
Package thermal impedance, $\theta_{JA}$ (see Note 3): D package
N package
Continuous total dissipation
Case temperature for 60 seconds, T <sub>C</sub> : FK package 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package
Storage temperature range, T <sub>stg</sub>

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

- 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING	
FK	1375 mW	11 mW/°C	880 mW	275 mW	
J	1375 mW	11 mW/°C	880 mW	275 mW	

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
	SN55173	4.5	5	5.5	V
Supply voltage, V <sub>CC</sub>	SN65173, SN75173	4.75	5	5.25	V
Common-mode input voltage, VIC				±12	V
Differential input voltage, VID				±12	V
High-level enable-input voltage, VIH		2			V
Low-level enable-input voltage, VIL				0.8	V
High-level output current, I <sub>OH</sub>				-400	μΑ
Low-level output current, IOL				16	mA
	SN55173	-55		125	
Operating free-air temperature, T <sub>A</sub>	SN65173			85	°C
	SN75173	0		70	



SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

#### electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature

	PARAMETER	TES	TEST CONDITIONS					UNIT
$V_{IT+}$	Positive-going input threshold voltage	V <sub>O</sub> = 2.7 V,	$I_{O} = -0.4 \text{ mA}$				0.2	V
$V_{IT-}$	Negative-going input threshold voltage	$V_{O} = 0.5 V,$	I <sub>O</sub> = 16 mA		-0.2‡			V
V <sub>hys</sub>	Hysteresis (V <sub>IT+</sub> – V <sub>IT</sub> –)	See Figure 4				50		mV
VIK	Enable-input clamp voltage	lj = – 18 mA					-1.5	V
				SN55173	2.5			V
∨он	High-level output voltage	V <sub>ID</sub> = 200 mV,	I <sub>OH</sub> = -400 μA	SN65173, SN75173	2.7			V
		)/ 000 m)/		I <sub>OL</sub> = 8 mA			0.45	V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	See Figure 1	I <sub>OL</sub> = 16 mA			0.5	v
I <sub>OZ</sub>	High-impedance-state output current	$V_{O} = 0.4 \text{ V to } 2.4 \text{ V}$					±20	μΑ
1.	Line input current	Other input at 0.1/	See Note 2	V <sub>I</sub> = 12 V			1	mA
1		Other input at 0 v,	Other input at 0 V, See Note 3 $V_{I} = -7 V$				-0.8	IIIA
Ι <sub>ΙΗ</sub>	High-level enable-input current	V <sub>IH</sub> = 2.7 V					20	μΑ
կլ	Low-level enable-input current	V <sub>IL</sub> = 0.4 V					-100	μΑ
ri	Input resistance				12			kΩ
los	Short-circuit output current				-15		-85	mA
ICC	Supply current	Outputs disabled					70	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. <sup>‡</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltage levels only.

NOTE 3: Refer to TIA/EIA-422-B and TIA/EIA-423-B for exact conditions.


### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C

	PARAMETER	TEST CO	MIN	TYP	MAX	UNIT	
tPLH	Propagation delay time, low-to-high-level output	V <sub>ID</sub> = -1.5 V		20	35	ns	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pF,	See Figure 1		22	35	ns
<sup>t</sup> PZH	Output enable time to high level	C <sub>L</sub> = 15 pF,	See Figure 2		17	22	ns
tPZL	Output enable time to low level	C <sub>L</sub> = 15 pF,	See Figure 3		20	25	ns
<sup>t</sup> PHZ	Output disable time from high level	C <sub>L</sub> = 5 pF,	See Figure 2		21	30	ns
t <sub>PLZ</sub>	Output disable time from low level	C <sub>L</sub> = 5 pF,	See Figure 3		30	40	ns




SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

### PARAMETER MEASUREMENT INFORMATION



<sup>†</sup> Voltage for the SN55173 only.

- NOTES: A. CL includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_f \le 6$  ns,  $t_f \le 6$  ns,  $Z_O = 50 \Omega$ .



#### Figure 1. t<sub>PLH</sub>, t<sub>PHL</sub> Test Circuit and Voltage Waveforms

<sup>†</sup> Voltage for the SN55173 only.


- NOTES: A. CL includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_{f} \le 6$  ns,  $t_{f} \le 6$  ns,  $t_{f} \le 6$  ns,  $t_{f} \le 6$  ns,  $t_{f} \le 6$  ns, the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_{f} \le 6$  ns, the following characteristics: PRR = 1 MHz, duty cycle = 50%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50\%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50\%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50\%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50\%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50\%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50\%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50\%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50\%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50\%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50\%, t\_{f} \le 6 ns, the following characteristics: PRR = 1 MHz, duty cycle = 50\%, t\_{f} \le 6 ns, t
  - C. All diodes are 1N916, or equivalent.
  - D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

#### Figure 2. t<sub>PHZ</sub>, t<sub>PZH</sub> Test Circuit and Voltage Waveforms



SLLS144E - OCTOBER 1980 - REVISED APRIL 2000






- NOTES: A. CL includes probe and jig capacitance.
  - B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_f \le 6$  ns,  $t_f \le 6$  ns,  $Z_O = 50 \Omega$ .
  - C. All diodes are 1N916, or equivalent.
  - D. To test the active-low enable G, ground G and apply an inverted input waveform to G.


Figure 3. t<sub>PZL</sub>, t<sub>PLZ</sub> Test Circuit and Voltage Waveforms



SLLS144E - OCTOBER 1980 - REVISED APRIL 2000




### **TYPICAL CHARACTERISTICS<sup>†</sup>**



<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



SLLS144E - OCTOBER 1980 - REVISED APRIL 2000




### **TYPICAL CHARACTERISTICS<sup>†</sup>**

<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.




SLLS144E - OCTOBER 1980 - REVISED APRIL 2000



#### **TYPICAL CHARACTERISTICS**





NOTE A: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

Figure 12. Typical Application Circuit



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

>> Semiconductor Home > Products > Analog & Mixed-Signal > Interface Products > Transmitters and Receivers >

# SN75173, QUADRUPLE DIFFERENTIAL LINE RECEIVER

**Device Status: Active** 

- > Description
- > Features
- > Datasheets
- > <a href="Pricing/Samples/Availability">Pricing/Samples/Availability</a>
- > Application Notes
- Related Documents
- > Development Tools
- > Applications

Description

Parameter Name	SN75173
Receivers Per Package	4
Receiver tpd (ns)	35
Supply Voltage(s) (V)	5
ICC (max) (mA)	70
Footprint	AM26LS32

The SN55173, SN65173, and SN75173 are monolithic quadruple differential line receivers with 3-state outputs. They are designed to meet the requirements of TIA/EIA-422-B, TIA/EIA-423-B, TIA/EIA-485-A, and several ITU recommendations. The standards are for balanced multipoint bus transmission at rates up to 10 megabits per second. The four receivers share two OR enable inputs, one active when high, the other active when low. These devices feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of  $\pm 200$  mV over a common-mode input voltage range of -12 V to 12 V. Fail-safe design specifies that if the inputs are open circuited, the outputs are always high. The SN65173 and SN75173 are designed for optimum performance when used with the SN75172 or SN75174 quad differential line drivers.

The SN55173 is characterized over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN65173 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C. The SN75173 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

### Features

- Meet or Exceed the Requirements of TIA/EIA-422-B, TIA/EIA-423-B, and TIA/EIA-485-A and ITU Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range of -12 V to 12 V
- Input Sensitivity ... ±200 mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 k Min
- Operate From Single 5-V Supply

- Low Power Requirements
- Pin-to-Pin Replacement for AM26LS32

#### THE SN55173 IS NOT RECOMMENDED FOR NEW DESIGNS.

To view the following documents, <u>Acrobat Reader 3.x</u> is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

### Datasheets

Full datasheet in Acrobat PDF: <u>slls144e.pdf</u> (155 KB) Full datasheet in Zipped PostScript: <u>slls144e.psz</u> (142 KB)

### **Pricing/Samples/Availability**

Orderable Device	Package	<u>Pins</u>	<u>Temp (°C)</u>	<u>Status</u>	<u>Price/unit</u> <u>USD (100-999)</u>	Pack Qty	<u>Availability / Samples</u>
SN75173D	D	16	0 TO 70	ACTIVE	2.54	40	Check stock or order
SN75173DR	D	16	0 TO 70	ACTIVE	2.12	2500	Check stock or order
SN75173J	Ī	16		OBSOLETE			
SN75173N	N	16	0 TO 70	ACTIVE	2.00	25	Check stock or order
SN75173NS	<u>NS</u>	16	0 TO 70	ACTIVE			Check stock or order

# **Application Reports**

- 422 AND 485 OVERVIEW AND SYSTEM CONFIGURATIONS (SLLA070 Updated: 02/15/2000)
- ANALOG APPLICATIONS JOURNAL, FEBRUARY 2000 (SLYT012A Updated: 03/23/2000)
- ANALOG APPLICATIONS JOURNAL, NOVEMBER 1999 (SLYT010A Updated: 03/23/2000)
- <u>COMPARING BUS SOLUTIONS</u> (SLLA067 Updated: 03/06/2000)
- ELECTROSTATIC DISCHARGE APPLICATION NOTE (SSYA008 Updated: 05/05/1999)
- INTERFACE CIRCUITS FOR TIA/EIA-485 (SLLA036 Updated: 03/26/2000)
- JITTER ANALYSIS (SLLA075 Updated: 03/31/2000)
- SKEW DEFINITIONS (SLLA060 Updated: 08/13/1999)
- <u>THERMAL CHARACTERISTICS OF LINEAR AND LOGIC PACKAGES USING JEDEC PCB</u> <u>DESIGNS</u> (SZZA017A - Updated: 09/15/1999)

### **Related Documents**

• <u>A STATISTICAL SURVEY OF COMMON-MODE NOISE</u> (SLLA057, 131 KB - Updated: 12/23/1999)

#### Table Data Updated on: 6/2/2000

• Search • Tech Support • Comments • Site Map • TI&ME

Home

(c) Copyright 2000 Texas Instruments Incorporated. All rights reserved. Trademarks, Important Notice!, Privacy Policy