

- Micro-Power Operation . . . 1.4 μA
- Input Common-Mode Range Exceeds the Rails ... -0.1 V to V_{CC} + 5 V
- Supply Voltage Range . . . 2.5 V to 16 V
- Rail-to-Rail Input/Output (Amplifier)
- Reverse Battery Protection Up to 18 V
- Gain Bandwidth Product . . . 5.5 kHz (Amplifier)
- Open-Drain CMOS Output Stage (Comparator)
- Specified Temperature Range
 T_A = -40°C to 125°C . . . Industrial Grade
- Ultrasmall Packaging
 8-Pin MSOP (TLV2302)
- Universal Op-Amp EVM (See the SLOU060 for More Information)





The TLV230x combines sub-micropower operational amplifier and comparator into a single package that produces excellent micropower signal conditioning with only 1.4 μ A of supply current. This combination gives the designer more board space and reduces part counts in systems that require an operational amplifier and comparator. The low supply current makes it an ideal choice for battery-powered portable applications where quiescent current is the primary concern. Reverse battery protection guards the amplifier from an over-current condition due to improper battery installation. For harsh environments, the inputs can be taken 5 V above the positive supply rail without damage to the device.

The TLV230x's low supply current is coupled with extremely low input bias currents enabling them to be used with mega-ohm resistors making them ideal for portable, long active life, applications. DC accuracy is ensured with a low typical offset voltage as low as 390 μ V, CMRR of 90 dB and minimum open loop gain of 130 V/mV at 2.7 V.

The maximum recommended supply voltage is as high as 16 V and ensured operation down to 2.5 V, with electrical characteristics specified at 2.7 V, 5 V, and 15 V. The 2.5-V operation makes it compatible with Li-Ion battery-powered systems and many micropower microcontrollers available today including TI's MSP430.

All members are available in PDIP and SOIC with the duals (one op-amp and one comparator) in the small MSOP package, and the quads (two operational amplifiers and two comparators) in the TSSOP package.

DEVICE	V _{CC} (V)	V _{IO} (μV)	I _{CC} /Ch (μA)	GBW (kHz)	SR (V/μs)	tPLH (μ s)	tpHL (μ s)	t f (μ s)	RAIL-TO- RAIL	OUTPUT STAGE		
TLV230x	2.5 – 16	390	1.4‡	5.5	0.0025	55	30	5	I/O	OD		
TLV270x	2.5 – 16	390	1.4‡	5.5	0.0025	55	30	5	I/O	PP		
TLV240x	2.5 – 16	390	880	5.5	0.0025	—	—	—	I/O	—		
TLV224x	2.5 – 12	600	1	5.5	0.002	—	—	—	I/O	—		
TLV340x	2.5 – 16	250	0.47	—	—	55	30	5	I	OD		
TLV370x	2.5 – 16	250	0.47	_	_	55	30	5	I	PP		

A SELECTION OF OUTPUT CO	MPARATORS [†]
--------------------------	------------------------

[†] All specifications are typical values measured at 5 V.

[‡]I_{CC} is specified as one op-amp and one comparator.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Copyright $\ensuremath{\textcircled{\sc c}}$ 2000, Texas Instruments Incorporated

SLOS343 – DECEMBER 2000

TLV2302 AVAILABLE OPTIONS

			PACKAGED D	EVICES		
	Т	VIOmax SMALL OL		MSO		PLASTIC DIP
	TA	AT 25°C	SMALL OUTLINE [†] (D)	MSOP† (DGK)	SYMBOLS	(P)
	-40°C to 125°C	4000 μV	TLV2302ID	TLV2302IDGK	xxTIAQG	TLV2302IP


[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2302IDR).

TLV2304 AVAILABLE OPTIONS


	N	PA	CKAGED DEVICES	
ТА	T _A AT 25°C		TSSOP (PW)	PLASTIC DIP (N)
-40°C to 125°C	4000 μV	TLV2304ID	TLV2304IPW	TLV2304IN

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2304IDR).

TLV230x PACKAGE PINOUTS









SLOS343 - DECEMBER 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1) Differential input voltage, V _{ID} Input voltage range, V _I (see Notes 1 and 2)	
Input current range, I _I (any input)	
Output current range, Io	
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, TA: I suffix	–40°C to 125°C
Maximum junction temperature, T _J	150°C
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to GND

2. Input voltage range is limited to 20 V max or V_{CC} + 5 V, whichever is smaller.

PACKAGE	⊖JC (°C/W)	⊖JA (°C/W)	T _A ≤ 25°C POWER RATING	T _A = 125°C POWER RATING							
D (8)	38.3	176	710 mW	142 mW							
D (14)	26.9	122.3	1022 mW	204.4 mW							
DGK (8)	54.2	259.9	481 mW	96.2 mW							
N (14)	32	78	1600 mW	320.5 mW							
P (8)	41	104	1200 mW	240.4 mW							
PW (14)	29.3	173.6	720 mW	144 mW							

DISSIPATION RATING TABLE

recommended operating conditions

		MIN	MAX 16 ±8 V _{CC} +5 125	UNIT
	Single supply	2.5	16	V
Supply voltage, V _{CC}	Single supply 2.5 16 Split supply ± 1.25 ± 8 Amplifier and comparator -0.1 $V_{CC}+5$	v		
Common-mode input voltage range, VICR	Amplifier and comparator	-0.1	V _{CC+5}	V
Operating free-air temperature, T _A		-40	125	°C



SLOS343 – DECEMBER 2000

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 15 V (unless otherwise noted)

amplifier dc performance

	PARAMETER	TEST CONDIT	IONS	тд†	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	$V_{O} = V_{CC}/2 V$,		25°C		390	4000	μV
٥١٧	input onset voltage	$V_{IC} = V_{CC}/2 V$,		Full range			6000	μv
ανιο	Offset voltage draft	R _S = 50 Ω	25°C		3		μV/°C	
			V _{CC} = 2.7 V	25°C	55	73		
		$V_{IC} = 0 \text{ to } V_{CC},$ $R_{S} = 50 \Omega$	VCC = 2.7 V	Full range	52			
CMRR Comr	Common mode rejection ratio			25°C	60	80		٩D
CIVIRR	Common-mode rejection ratio		V _{CC} = 5 V	Full range	55			dB
			V _{CC} = 15 V	25°C	66	90		
				Full range	60			
		$V_{CC} = 2.7 \text{ V}, V_{O(pp)} = 1.5 \text{ V}, R_{L} = 500 \text{ k}\Omega$		25°C	130	400		
				Full range	30			
A	Large-signal differential voltage			25°C	300	1000		
AVD	amplification	$V_{CC} = 5 V$, $V_{O(pp)} = 3 V$, $R_L = 500 k\Omega$		Full range	100			V/mV
			D. 500 kg	25°C	400	1400		
		$V_{CC} = 15 \text{ V}, V_{O(pp)} = 8 \text{ V},$	H = 500 k	Full range	120			
				25°C	90	120		dB
	Power supply rejection ratio	$V_{IC} = V_{CC}/2 V$, No load	$V_{CC} = 2.7 \text{ to } 5 \text{ V}$	Full range	85			
PSRR	$(\Delta V_{CC}/\Delta V_{IO})$			25°C	94	120		
		V _{CC} = 5 to 15 V		Full range	90			

[†]Full range is -40°C to 125°C.

amplifier and comparator input characteristics

	PARAMETER	TEST CONDITIONS	т _А †	MIN	ТҮР	MAX	UNIT
			25°C		25	250	
IIO	Input offset current	$V_{0} = V_{0} = V_{0}$	0 to 70°C			300	pА
		$V_{O} = V_{CC}/2 V,$ $V_{IC} = V_{CC}/2 V,$	Full range			500	
		$R_p = 1 M\Omega$ (pullup to V _{CC}),	25°C		100	500	
IIB	Input bias current	$R_{S} = 50 \Omega$	0 to 70°C			550	pА
			Full range			1000	
ri(d)	Differential input resistance		25°C		300		MΩ
C _{i(C)}	Common-mode input capacitance	f = 100 kHz	25°C		3		pF

[†] Full range is -40° C to 125° C.



SLOS343 - DECEMBER 2000

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 15 V (unless otherwise noted) (continued)

amplifier output characteristics

	PARAMETER	TEST CON	IDITIONS	т _А †	MIN	TYP	MAX	UNIT
			$V_{\text{IC}} = V_{\text{CC}}/2,$ $V_{\text{CC}} = 5 \text{ V}$ Full range 2 25°C 4.8	25°C	2.55	2.65		
				Full range	2.5			
VOH	High lovel output veltage	$V_{IC} = V_{CC}/2,$		4.85	4.95		v	
	High-level output voltage	I _{OH} = -50 μA		Full range	4.8			
			V _{CC} = 15 V	25°C	14.85	14.95		
				Full range	14.8			
Ve		$V_{IC} = V_{CC}/2, I_{OL} = 50 \ \mu A$		25°C		180	260	mV
VOL	Low-level output voltage			Full range			300	mv
1 ₀	Output current	$V_{O} = 0.5 V$ from	rail	25°C		±200		μA

[†]Full range is -40°C to 125°C.

amplifier dynamic performance

	PARAMETER	TEST CONDITIO	NS	Тд	MIN TYP	MAX	UNIT	
UGBW	Unity gain bandwidth	R _L = 500 kΩ,	C _L = 100 pF	25°C	5.5		kHz	
SR	Slew rate at unity gain	$V_{O(pp)} = 0.8 \text{ V}, \qquad \text{R}_{L} = 500 \text{ k}\Omega,$	C _L = 100 pF	25°C	2.5		V/ms	
φM	Phase margin	$R_{I} = 500 \text{ k}\Omega$, $C_{I} = 100 \text{ pF}$		25°C	60°			
	Gain margin	$H_{L} = 500 \text{ ksz}, \qquad C_{L} = 100 \text{ pr}$		25.0	15		dB	
	Settling time	$ \begin{array}{ll} V_{CC} = 2.7 \text{ or } 5 \text{ V}, \\ V_{(STEP)PP} = 1 \text{ V}, & C_L = 100 \text{ pF}, \\ A_V = -1, & R_L = 100 \text{ k}\Omega \end{array} $	0.1%	25°C	1.84			
ts		$V_{CC} = 15 V,$	0.1%		6.1		ms .	
			0.01%		32			
N.	Equivalent input noise	f = 0.1 to 10 Hz	•	0500	5.3		μV _{pp}	
Vn	voltage	f = 100 Hz		25°C	500		nV/√Hz	
I _n	Equivalent input noise current	f = 100 Hz		25°C	8		fA/√Hz	

supply current

	PARAMETER TEST CONDITIONS		T _A †	MIN	ΤΥΡ	MAX	UNIT	
			$V_{CC} = 2.7 V \text{ or } 5 V$	25°C		1.4		
ICC	Supply current (one op-amp and one comparator)	R _p = No pullup, Output state high	Vcc = 15 V	25°C		1.4	1.7	μA
	comparatory	Output state high	vCC = 12 v	Full range			MAX 1.7 2.3	
	Reverse supply current	$V_{CC} = -18 V, V_{I} = 0$	0 V, V _O = open	25°C		50		nA

[†]Full range is –40°C to 125°C.



SLOS343 – DECEMBER 2000

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 15 V (unless otherwise noted) (continued)

comparator dc performance

	PARAMETER	TEST COND	т _А †	MIN	ТҮР	MAX	UNIT	
Vie	Input offset voltage					250	5000	μV
VIO	input onset voltage	$V_{IC} = V_{CC}/2$, $R_S = 50$ $R_p = 1 M\Omega$ (pullup to V_C	$V_{IC} = V_{CC}/2$, $R_S = 50 \Omega$,				7000	μv
ανιο	Offset voltage drift		0)	25°C		3		μV/°C
			V _{CC} = 2.7 V	25°C	55	72		
		V_{IC} = 0 to V_{CC} , R _S = 50 Ω	VCC = 2.7 V	Full range	50			
CMRR	Common-mode rejection ratio		V _{CC} = 5 V	25°C	60	76		dB
CMRR				Full range	55			αв
			V _{CC} = 15 V	25°C	65	88		
			$v_{CC} = 12 v$	Full range	60			
AVD	Large-signal differential voltage amplification	$R_p = 1 M\Omega$ (pullup to V_C	C)	25°C		1000		V/mV
				25°C	75	100		
PSRR	Power supply rejection ratio $(\Delta V_{CC}/\Delta V_{IO})$	V _{IC} = V _{CC} /2 V, No load	V _{CC} = 2.7 to 5 V	Full range	70			dB
FSRR				25°C	85	105		uВ
			V _{CC} = 5 to 15 V	Full range	80			

[†] Full range is -40°C to 125°C.

comparator output characteristics

	PARAMETER	TEST	r conditions†	T _A †	MIN	ТҮР	MAX	UNIT
I _{OZ}	High-impedance output leakage current	$V_{IC} = V_{CC}/2,$	$V_O = V_{CC}, V_{ID} = 1 V$	25°C		50		pА
Val				25°C		80	200	m\/
VOL	Low-level output voltage	$V_{IC} = V_{CC}/2$, $I_{OL} = 50 \ \mu A$, $V_{ID} = -1 \ V$		Full range			300	mV

[†] Full range is -40°C to 125°C.

switching characteristics at recommended operating conditions, $V_{\mbox{CC}}$ = 2.7 V, 5 V, 15 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	ТҮР	MAX	UNIT
	_		Overdrive = 2 mV			175		
^t (PLH)	Propagation delay time, low-to-high-level output	f = 10 kHz, Overdrive = 10 mV 25°C		55				
		$V_{\text{STEP}} = 1 \text{ V},$	Overdrive = 50 mV			25		
	-	C _L = 10 pF,	Overdrive = 2 mV			300		μs
^t (PHL)	Propagation delay time, high-to-low-level output	$R_p = 1 M\Omega$ (pullup to V _{CC})	Overdrive = 10 mV	25°C		60		
			Overdrive = 50 mV			30		
tf	Fall time	C _L = 10 pF		25°C		5		μs

NOTE: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.



SLOS343 - DECEMBER 2000


TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
VIO	Input offset voltage	vs Common-mode input voltage	1, 2
	Input biog ourroot	vs Free-air temperature	3, 5, 7
IВ	Input bias current	vs Common-mode input voltage	4, 6
ha	Input offset current	vs Free-air temperature	3, 5, 7
10	input onset current	vs Common-mode input voltage	4, 6
	Supply current	vs Supply voltage	8
ICC	Supply current	vs Free-air temperature	9
Amplifier			
CMRR	Common-mode rejection ratio	vs Frequency	10
VOH	High-level output voltage	vs High-level output current	11, 13
VOL	Low-level output voltage	vs Low-level output current	12, 14
V _{O(PP)}	Output voltage, peak-to-peak	vs Frequency	15
PSRR	Power supply rejection ratio	vs Frequency	16
	Voltage noise over a 10 Second Period		17
[¢] m	Phase margin	vs Capacitive load	18
A _{VD}	Differential voltage gain	vs Frequency	19
	Phase	vs Frequency	19
	Gain bandwidth product	vs Supply voltage	20
SR	Slew rate	vs Free-air temperature	21
	Large signal follower pulse response		22
	Small signal follower pulse response		23
	Large signal inverting pulse response		24
	Small signal inverting pulse response		25
Comparator			
V _{OL}	Low-level output voltage	vs Low-level output current	26, 27
	Open collector leakage current	vs Free-air temperature	28
	Output fall time	vs Supply voltage	29
	Low-to-high level output response for various input overdrives		30, 31
	High-to-low level output response for various input overdrives		32, 33



SLOS343 – DECEMBER 2000




AMPLIFIER AND COMPARATOR TYPICAL CHARACTERISTICS




SLOS343 - DECEMBER 2000

AMPLIFIER TYPICAL CHARACTERISTICS



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SLOS343 – DECEMBER 2000




AMPLIFIER TYPICAL CHARACTERISTICS

SLOS343 - DECEMBER 2000

2.8







Input Voltage – V

V_{ID} – Differential


0.1

0.05

0

300

COMPARATOR TYPICAL CHARACTERISTICS



APPLICATION INFORMATION

reverse battery protection

The TLV2302/4 is protected against reverse battery voltage up to 18 V. When subjected to reverse battery condition, the supply current is typically less than 100 nA at 25°C (inputs grounded and outputs open). This current is determined by the leakage of six Schottky diodes and will therefore increase as the ambient temperature increases.

When subjected to reverse battery conditions and negative voltages applied to the inputs or outputs, the input ESD structure will turn on—this current should be limited to less than 10 mA. If the inputs or outputs are referred to ground, rather than midrail, no extra precautions need be taken.

common-mode input range

The TLV2302/4 has rail-rail input and outputs. For common-mode inputs from -0.1 V to V_{CC} -0.8 V a PNP differential pair will provide the gain.

For inputs between V_{CC} – 0.8 V and V_{CC} , two NPN emitter followers buffering a second PNP differential pair provide the gain. This special combination of NPN/PNP differential pair enables the inputs to be taken 5 V above the rails; because as the inputs go above V_{CC} , the NPNs switch from functioning as transistors to functioning as diodes. This will lead to an increase in input bias current. The second PNP differential pair continues to function normally as the inputs exceed V_{CC} .

The TLV2302/4 has a negative common-input range that exceeds ground by 100 mV. If the inputs are taken much below this, reduced open loop gain will be observed with the ultimate possibility of phase inversion.




SLOS343 - DECEMBER 2000

APPLICATION INFORMATION

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage.





general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 35).





Figure 35. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.







APPLICATION INFORMATION

circuit layout considerations

To achieve the levels of high performance of the TLV230x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-µF tantalum capacitor in parallel with a 0.1-µF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-µF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-µF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements-Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.



APPLICATION INFORMATION

general power dissipation considerations

For a given θ_{JA} , the maximum power dissipation is shown in Figure 37 and is calculated by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{M}\mathsf{A}\mathsf{X}}^{-\mathsf{T}}\mathsf{A}}{{}^{\theta}\mathsf{J}\mathsf{A}}\right)$$

Where:

P_D = Maximum power dissipation of TLV230x IC (watts)


 T_{MAX} = Absolute maximum junction temperature (150°C)


 T_A = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)









SLOS343 - DECEMBER 2000


APPLICATION INFORMATION


amplifier macromodel information

Macromodel information provided was derived using Microsim Parts™ Release 8, the model generation software used with Microsim PSpice™. The Boyle macromodel (see Note 2) and subcircuit in Figure 38 are generated using the TLV230x typical electrical and operating characteristics at T_A = 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit







PSpice and Parts are trademarks of MicroSim Corporation.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TLV2302ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23021	Samples
TLV2302IDGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AQG	Samples
TLV2302IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AQG	Samples
TLV2302IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23021	Samples
TLV2302IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV23021	Samples
TLV2304ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23041	Samples
TLV2304IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23041	Samples
TLV2304IN	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2304I	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


Texas Instruments

*All dimensions are nominal

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2302IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2302IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2304IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2302IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV2302IDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV2304IDR	SOIC	D	14	2500	340.5	336.1	32.0



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TLV2302ID	D	SOIC	8	75	507	8	3940	4.32
TLV2302IP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV2304ID	D	SOIC	14	50	507	8	3940	4.32
TLV2304IN	N	PDIP	14	25	506	13.97	11230	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated