


# LOW-POWER DUAL DIGITAL ISOLATORS

#### **FEATURES**

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H3A
  - Device CDM ESD Classification Level C5
- High Signaling Rate: 50 Mbps
- Low Power Consumption
- Low Propagation Delay 9 ns (Typical)
- Low Skew 300 ps (Typical)
- 4-kVpeak Maximum Isolation, 2.5 kVrms per UL 1577, IEC/VDE and CSA Approved, IEC 60950-1, IEC 61010-1 End Equipment Standards Approved. All Approvals Pending.
- 50 kV/µs Transient Immunity (Typical)
- Over 25-Year Isolation Integrity at Rated Voltage
- Operates From 3-V to 5.5-V Supply and Logic Levels



## **DESCRIPTION**

The ISO7421A-Q1 provides galvanic isolation up to 2.5 kVrms for 1 minute per UL. This digital isolator has two isolated channels with bidirectional channel configuration. Each isolation channel has a logic input and output buffer separated by a silicon dioxide (SiO<sub>2</sub>) insulation barrier. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuit from entering the local ground and interfering with or damaging sensitive circuitry.

The devices have TTL input thresholds and require two supply voltages from 3 V to 5.5 V, or any combination. All inputs are 5-V tolerant when supplied from a 3-V supply.

#### ORDERING INFORMATION(1)

$T_A$	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOIC - D	Reel of 2500	ISO7421AQDRQ1	7421AQ

<sup>(1)</sup> For the most-current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **PIN FUNCTIONS**

P	PIN	1/0	DECORIDATION			
NAME	NO.	I/O	DESCRIPTION			
GND1	4	_	round connection for V <sub>CC1</sub>			
GND2	5	_	Ground connection for V <sub>CC2</sub>			
INA	7	I	Input, channel A			
INB	3	I	Input, channel B			
OUTA	2	0	Output, channel A			
OUTB	6	0	Output, channel B			
V <sub>CC1</sub>	1	_	Power supply, V <sub>CC1</sub>			
V <sub>CC2</sub>	8	_	Power supply, V <sub>CC2</sub>			

## Table 1. FUNCTION TABLE(1)

INPUT SIDE VCC	OUTPUT SIDE VCC	INPUT IN	OUTPUT OUT
		Н	Н
PU	PU	L	L
		Open	Н
PD	PU	X	Н

(1) PU = Powered up ( $V_{CC} \ge 3$  V), PD = Powered down ( $V_{CC} \le 2.4$  V), X = Irrelevant, H = High level, L = Low level

## ABSOLUTE MAXIMUM RATINGS(1)

$V_{CC}$	Supply voltage	<sup>2)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>		–0.5 V to 6 V		
$V_{I}$	V <sub>I</sub> Voltage at IN, OUT			–0.5 V to 6 V		
Io	I <sub>O</sub> Output current					
	Electrostatic discharge	Human-body model (HBM) AEC-Q100 Classification Level H3A		4 kV		
ESD		Charged-device model (CDM) AEC-Q100 Classification Level C5	All pins	1.5 kV		
	alsonarge	Machine model (MM)		200 V		
$T_{J(Max)}$	T <sub>J(Max)</sub> Maximum junction temperature					

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

## RECOMMENDED OPERATING CONDITIONS

		MIN	TYP N	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage	3		5.5	٧
I <sub>OH</sub>	High-level output current	-4			mA
I <sub>OL</sub>	Low-level output current			4	mA
$V_{IH}$	High-level input voltage	2		$V_{CC}$	V
$V_{IL}$	Low-level input voltage	0		8.0	٧
T <sub>A</sub>	Operating temperature	-40		125	°C



 $V_{CC1} = V_{CC2} = 5 \text{ V } \pm 10\%, T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ 

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	High level systems values		I <sub>OH</sub> =	= –4 mA, see Figure 1	V <sub>CC</sub> - 0.8	4.6		
$V_{OH}$	High-level output voltage		I <sub>OH</sub> =	= –20 μA, see Figure 1	V <sub>CC</sub> - 0.1	5		V
V	Low level output voltage		I <sub>OL</sub> =	4 mA, see Figure 1		0.2	0.4	V
$V_{OL}$	Low-level output voltage		I <sub>OL</sub> =	= 20 μA, see Figure 1		0	0.1	V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis					400		mV
I <sub>IH</sub>	High-level input current		INI fo	om 0 \/ or \/			10	μΑ
I <sub>IL</sub>	Low-level input current		IN from 0 V or V <sub>CC</sub>		-10			μΑ
Cı	Input capacitance to ground		IN a	t V <sub>CC</sub> , V <sub>I</sub> = 0.4 sin (4E6πt)		1.2		pF
CMTI	Common-mode transient immunity		$V_1 =$	V <sub>CC</sub> or 0 V, see Figure 3	25	50		kV/μs
SUPPL	Y CURRENT (All inputs switching	with square v	wave	clock signal for dynamic $I_{\text{CC}}$ mea	surement)			
I <sub>CC1</sub>		DC to 1 Mbr	20	DC Input: V <sub>I</sub> = V <sub>CC</sub> or 0 V		2.3	3.6	
$I_{CC2}$		DC to 1 IVID	μs	AC Input: C <sub>L</sub> = 15 pF		2.3	3.6	
I <sub>CC1</sub>		10 Mbps				2.9	4.5	
I <sub>CC2</sub>	Supply ourrent for V	TO IVIDPS				2.9	4.5	mA
I <sub>CC1</sub>	Supply current for V <sub>CC1</sub> and V <sub>CC2</sub>	25 Mbps		C 15 pE		4.3	6	ША
I <sub>CC2</sub>		25 Mbps		C <sub>L</sub> = 15 pF		4.3	6	
I <sub>CC1</sub>	FO Miles					6	9.1	
I <sub>CC2</sub>		50 Mbps				6	9.1	

## **SWITCHING CHARACTERISTICS**

 $V_{CC1} = V_{CC2} = 5 \text{ V } \pm 10\%, T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	See Figure 1		9	14	ns
PWD <sup>(1)</sup>	Pulse duration distortion  t <sub>PHL</sub> - t <sub>PLH</sub>			0.3	3.7	ns
t <sub>sk(pp)</sub>	Part-to-part skew time				4.9	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time				3.6	ns
t <sub>r</sub>	Output signal rise time	See Figure 1		1		ns
t <sub>f</sub>	Output signal fall time			1		ns
t <sub>fs</sub>	Fail-safe output delay time from input power loss	See Figure 2		6		μs
t <sub>ui</sub>	Input pulse duration		7			ns
1 / t <sub>ui</sub>	Signaling rate		0		50	Mbps

<sup>(1)</sup> Also known as pulse skew



 $V_{CC1} = 5 \text{ V} \pm 10\%, V_{CC2} = 3.3 \text{ V} \pm 10\%, T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	High lavel autout valtage	I <sub>OH</sub> = -4	I <sub>OH</sub> = -4 mA, see Figure 1, 5-V side				V
$V_{OH}$	High-level output voltage	$I_{OH} = -20$	) μA, see Figure 1	V <sub>CC</sub> - 0.1			V
V	Laveland autoritisations	I <sub>OL</sub> = 4 m	A, see Figure 1			0.4	V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 20	µA, see Figure 1			0.1	V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		L = 4 mA, see Figure 1 L = 20 μA, see Figure 1 from 0 V or $V_{CC}$ at $V_{CC}$ , $V_{I}$ = 0.4 sin (4E6πt) = $V_{CC}$ or 0 V, see Figure 3 re wave clock signal for dynamic $I_{CC}$ measur		400		mV
I <sub>IH</sub>	High-level input current	INI from (	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			10	μΑ
I <sub>IL</sub>	Low-level input current	IIN IIOIII (	O V Or V <sub>CC</sub>	-10			μΑ
CI	Input capacitance to ground	IN at V <sub>C0</sub>	$v_i, V_i = 0.4 \sin(4E6\pi t)$		1.2		рF
CMTI	Common-mode transient immunity	$V_I = V_{CC}$	V <sub>I</sub> = V <sub>CC</sub> or 0 V, see Figure 3		40		kV/μs
SUPPL	Y CURRENT (All inputs switching w	ith square way	e clock signal for dynamic I <sub>CC</sub> me	asurement)			
I <sub>CC1</sub>		DC to 1 Mbp	DC Input: V <sub>I</sub> = V <sub>CC</sub> or 0 V		2.3	3.6	
$I_{CC2}$		DC to 1 Mbp	AC Input: C <sub>L</sub> = 15 pF		1.8	2.8	
I <sub>CC1</sub>		10 Mbps			2.9	4.5	
$I_{CC2}$	Supply ourrent for V and V	10 lvibps			2.2	3.2	mA
I <sub>CC1</sub>	Supply current for V <sub>CC1</sub> and V <sub>CC2</sub>	25 Mbps	C 15 pE		4.3	6	ША
$I_{CC2}$		25 IVIDPS	25 Mbps $C_L = 15 pF$		2.8	4.1	
I <sub>CC1</sub>		50 Mbps			6	9.1	
I <sub>CC2</sub>		30 IVIDPS			3.8	5.8	

## **SWITCHING CHARACTERISTICS**

 $V_{CC1} = 5 \text{ V } \pm 10\%, \ V_{CC2} = 3.3 \text{ V } \pm 10\%, \ T_A = -40 ^{\circ}\text{C} \text{ to } 125 ^{\circ}\text{C}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	See Figure 1		10	17	ns
PWD <sup>(1)</sup>	Pulse duration distortion  t <sub>PHL</sub> - t <sub>PLH</sub>			0.5	5.6	ns
t <sub>sk(pp)</sub>	Part-to-part skew time				6.3	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time				4	ns
t <sub>r</sub>	Output signal rise time	See Figure 1		2		ns
t <sub>f</sub>	Output signal fall time			2		ns
t <sub>fs</sub>	Fail-safe output delay time from input power loss	See Figure 2		6		μs
t <sub>ui</sub>	Input pulse duration		7			ns
1 / t <sub>ui</sub>	Signaling rate		0		50	Mbps

<sup>(1)</sup> Also known as pulse skew



 $V_{CC1} = 3.3 \text{ V} \pm 10\%, V_{CC2} = 5 \text{ V} \pm 10\%, T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ 

	PARAMETER	Т	EST CONDITIONS	MIN	TYP	MAX	UNIT
V	High lavel autout valtage	$I_{OH} = -4 \text{ mA}, \text{ s}$	I <sub>OH</sub> = -4 mA, see Figure 1, 3.3-V side				V
$V_{OH}$	High-level output voltage	$I_{OH} = -20 \mu A$	see Figure 1	V <sub>CC</sub> - 0.1			V
V	Lave lavel autout valtage	I <sub>OL</sub> = 4 mA, se	e Figure 1			0.4	V
$V_{OL}$	Low-level output voltage	$I_{OL} = 20  \mu A,  se$	ee Figure 1		0	0.1	V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis				400		mV
I <sub>IH</sub>	High-level input current	IN frame O V an	V			10	μΑ
I <sub>IL</sub>	Low-level input current	IN from 0 V or	V <sub>CC</sub>	-10			μΑ
Cı	Input capacitance to ground	IN at V <sub>CC</sub> , V <sub>I</sub> =	IN at $V_{CC}$ , $V_I = 0.4 \sin (4E6\pi t)$		1		рF
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 \	V <sub>I</sub> = V <sub>CC</sub> or 0 V, see Figure 3		40		kV/μs
SUPPL	Y CURRENT (All inputs switching with	n square wave cloc	k signal for dynamic I <sub>CC</sub> meas	urement)			
I <sub>CC1</sub>		DC to 1 Mbas	DC Input: V <sub>I</sub> = V <sub>CC</sub> or 0 V		1.8	2.8	
I <sub>CC2</sub>		DC to 1 Mbps	AC Input: C <sub>L</sub> = 15 pF		2.3	3.6	
I <sub>CC1</sub>		40 Mb			2.2	3.2	
I <sub>CC2</sub>	Ourselv surrout fact V	10 Mbps			2.9	4.5	4
I <sub>CC1</sub>	Supply current for V <sub>CC1</sub> and V <sub>CC2</sub>	OF Minne	0 455		2.8	4.1	mA
I <sub>CC2</sub>		25 Mbps	Mbps $C_L = 15 \text{ pF}$		4.3	6	
I <sub>CC1</sub>		EQ Mbass			3.8	5.8	
I <sub>CC2</sub>		50 Mbps			6	9.1	

## **SWITCHING CHARACTERISTICS**

 $V_{CC1} = 3.3 \text{ V } \pm 10\%, \ V_{CC2} = 5 \text{ V } \pm 10\%, \ T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	See Figure 1		10	17	ns
PWD <sup>(1)</sup>	Pulse duration distortion  t <sub>PHL</sub> - t <sub>PLH</sub>			0.5	4	ns
t <sub>sk(pp)</sub>	Part-to-part skew time				8.5	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time				4	ns
t <sub>r</sub>	Output signal rise time	See Figure 1		2		ns
t <sub>f</sub>	Output signal fall time			2		ns
t <sub>fs</sub>	Fail-safe output delay time from input power loss	See Figure 2		6		μs
t <sub>ui</sub>	Input pulse duration		7			ns
1 / t <sub>ui</sub>	Signaling rate		0		50	Mbps

<sup>(1)</sup> Also known as pulse skew



 $V_{CC1} = V_{CC2} = 3.3 \text{ V } \pm 5\%, T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ 

	PARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
V	High lavel autout valtage	$I_{OH} = -4$ mA, se	I <sub>OH</sub> = -4 mA, see Figure 1		3		\/
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -20 \mu A$ , se	ee Figure 1	V <sub>CC</sub> - 0.1	3.3		V
V	Laurianal antiquit malta an	I <sub>OL</sub> = 4 mA, see	Figure 1		0.2	0.4	.,
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 20 \mu A$ , see	Figure 1		0	0.1	V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		02 1 2		400		mV
I <sub>IH</sub>	High-level input current	IN frame 0 1/ av 1	,			10	μΑ
I <sub>IL</sub>	Low-level input current	IIN IIOIII U V OI V	IN from 0 V or V <sub>CC</sub>				μΑ
Cı	Input capacitance to ground	IN at $V_{CC}$ , $V_I = 0$	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		рF
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V,	V <sub>I</sub> = V <sub>CC</sub> or 0 V, see Figure 3.		40		kV/μs
SUPPL	Y CURRENT (All inputs switching with	square wave clock	signal for dynamic I <sub>CC</sub> measu	rement)			
I <sub>CC1</sub>		DC to 1 Mbno	DC Input: $V_I = V_{CC}$ or 0 V		1.8	2.8	
I <sub>CC2</sub>		DC to 1 Mbps	AC Input: $C_L = 15 pF$		1.8	2.8	
I <sub>CC1</sub>		10 Mana			2.2	3.2	
I <sub>CC2</sub>	Complex compant for M. and M.	10 Mbps			2.2	3.2	А
I <sub>CC1</sub>	-	OF Mana	0 15 -5		2.8	4.1	mA
I <sub>CC2</sub>		25 Mbps	$C_L = 15 pF$		2.8	4.1	
I <sub>CC1</sub>		EO Mbno			3.8	5.8	
I <sub>CC2</sub>		50 Mbps			3.8	5.8	

## **SWITCHING CHARACTERISTICS**


 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 5\%, T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	See Figure 1		12	20	ns
PWD <sup>(1)</sup>	Pulse duration distortion  t <sub>PHL</sub> - t <sub>PLH</sub>			1	5	ns
t <sub>sk(pp)</sub>	Part-to-part skew time				6.8	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time				5.5	ns
t <sub>r</sub>	Output signal rise time	Con Figure 4		2		ns
t <sub>f</sub>	Output signal fall time	See Figure 1		2		ns
t <sub>fs</sub>	Fail-safe output delay time from input power loss	See Figure 2		6		μs
t <sub>ui</sub>	Input pulse duration		7			ns
1 / t <sub>ui</sub>	Signaling rate		0		50	Mbps

(1) Also known as pulse skew




#### PARAMETER MEASUREMENT INFORMATION




- 1) The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $t_C =$  50  $\Omega$ .
- (2)  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms



(1)  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 2. Fail-Safe Output Delay-Time Test Circuit and Voltage Waveforms



(1)  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 3. Common-Mode Transient Immunity Test Circuit



#### **DEVICE INFORMATION**

## **PACKAGE CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (clearance)	Shortest terminal-to-terminal distance through air	4.8		mm	
L(102)	Minimum external tracking (creepage)	Shortest terminal-to-terminal distance across the package surface	4.3			mm
СТІ	Tracking resistance (comparative tracking index)	DIN IEC 60112 / VDE 0303 Part 1	>175			V
	Minimum internal gap (internal clearance)	Distance through the insulation	0.008			mm
R <sub>IO</sub>	Isolation resistance	Input to output, $V_{IO}$ = 500 V, all pins on each side of the barrier tied together creating a two-terminal device, $T_A < 100^{\circ}C$		>10 <sup>12</sup>		Ω
		Input to output		>10 <sup>11</sup>		Ω
C <sub>IO</sub>	Barrier capacitance, input to output	$V_1 = 0.4 \sin (4E6\pi t)$		1		pF

## NOTE

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.

Creepage and clearance on a printed-circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

## INSULATION CHARACTERISTICS(1)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SPECIFICATION	UNIT	
V <sub>IORM</sub>	Maximum working insulation voltage		560	V	
V <sub>PR</sub>	Input-to-output test voltage	t = 1 s (100% production), partial discharge 5 pC	1050	V	
V	Transient evenueltere	t = 60 s (qualification)	4000	V	
$V_{IOTM}$	Transient overvoltage	t = 1 s (100% production)	4000	<b>v</b>	
V	lanting vallage and H	t = 60 s (qualification)		\ /	
$V_{ISO}$	Isolation voltage per UL	t = 1 s (100% production)	3000	Vrms	
R <sub>S</sub>	Insulation resistance	$V_{IO} = 500 \text{ V at T}_{S}$	>109	Ω	
	Pollution degree		2		

#### (1) Climatic Classification 40/125/21

## Table 2. IEC 60664-1 RATINGS TABLE

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	III-a
Installation classification	Rated mains voltage ≤ 150 Vrms	I–IV
	Rated mains voltage ≤ 300 Vrms	I–III
	Rated mains voltage ≤ 400 Vrms	I–II



#### **REGULATORY INFORMATION**

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance Notice	Recognized under 1577 Component Recognition Program <sup>(1)</sup>
File number: pending (40016131)	File number: pending (1698195)	File number: pending (E181974)

<sup>(1)</sup> Production tested ≥ 3000 Vrms for 1 second in accordance with UL 1577.

## LIFE EXPECTANCY versus WORKING VOLTAGE




Figure 4. Life Expectancy versus Working Voltage

#### **IEC SAFETY LIMITING VALUES**

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Safety input, output, or supply	$\theta_{JA} = 212^{\circ}\text{C/W}, \ V_{I} = 5.5 \ \text{V}, \ T_{J} = 170^{\circ}\text{C}, \ T_{A} = 25^{\circ}\text{C}$			112	m A
IS	current	$\theta_{JA} = 212^{\circ}\text{C/W}, \ V_{I} = 3.6 \ \text{V}, \ T_{J} = 170^{\circ}\text{C}, \ T_{A} = 25^{\circ}\text{C}$			171	mA
Ts	Maximum case temperature				150	°C

The safety-limiting constraint is the absolute-maximum junction temperature specified in the *Absolute Maximum Ratings* table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Characteristics* table is that of a device installed in the JESD51-3, Low-Effective-Thermal-Conductivity Test Board for Leaded Surface-Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



#### PACKAGE THERMAL CHARACTERISTICS

(over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	lunation to air thormal registance	Low-K thermal resistance <sup>(1)</sup>		212		°C/W
$\theta_{JA}$	Junction-to-air thermal resistance	High-K thermal resistance <sup>(1)</sup>		122		°C/VV
$\theta_{JB}$	Junction-to-board thermal resistance			37		°C/W
$\theta_{JC}$	Junction-to-case thermal resistance			69.1		°C/W
$P_D$	Device power dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 150-Mbps 50% duty-cycle square wave			390	mW

(1) Tested in accordance with the low-K or high-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages




Figure 5.  $\theta_{JC}$  Thermal Derating Curve per IEC 60747-5-2




Figure 6. Typical ISO7421A-Q1 Application Circuit









Figure 7. Device I/O Schematics


# TEXAS INSTRUMENTS


#### TYPICAL CHARACTERISTICS

















# **TYPICAL CHARACTERISTICS (continued)**








Figure 15. Eye Diagram at 200 MBPS, 5-V  $\rm V_{CC},\,125^{\circ}\overset{\rm G010}{C}$ 



## **REVISION HISTORY**

Cł	nanges from Revision A (September 2012) to Revision B	Page
•	Deleted ISO7420-Q1 part number from header of every page	1
•	Deleted ISO7420-Q1package from pinout drawing	1
•	Deleted ISO7420-Q1 part number from Description sectoin	1
•	Deleted ISO7420-Q1 from Ordering Information table	1
•	Deleted ISO7420-Q1 from Pin Functions table	2
•	Deleted ISO7420-Q1 from Supply Current section of 5-V, 5-V Electrical Characteristics table	3
•	Deleted ISO7420-Q1 from Supply Current section of 5-V, 3.3-V Electrical Characteristics table	4
•		5
•	Deleted ISO7420-Q1 from Supply Current section of 3.3-V, 5-V Electrical Characteristics table	5
•	Deleted ISO7420-Q1 from Supply Current section of 3.3-V, 5-V Electrical Characteristics table	6
•	Corrected part number in Typical Application Circuit diagram	10
•	nanges from Original (March, 2012) to Revision A  Changed High Signaling Rate from 1 to 50 Mbps	Page
•	Replaced Supply Current section with marked up table from commercial datasheet SLLSE45, 8.5 max value changed to 9.1.	
	Changed Signaling rate max value from 1 to 50.	
•	Replaced Supply Current section with marked up table from commercial datasheet SLLSE45, 8.5 max value changed to 9.1 and 5.5 changed to 5.8.	4
•	Changed Signaling rate from 1 to 50 Mbps.	4
•	Replaced Supply Current section with marked up table from commercial datasheet SLLSE45, 5.5 max value changed to 5.8 and 8.5 changed to 9.1.	5
•	Changed Signaling rate from 1 to 50 Mbps.	5
•	Replaced Supply Current section with marked up table from commercial datasheet SLLSE45, 5.5 max value changed to 5.8.	6
•	Changed Signaling rate from 1 to 50 Mbps.	6



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ISO7421AQDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	7421AQ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Apr-2022


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7421AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 9-Apr-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7421AQDRQ1	SOIC	D	8	2500	350.0	350.0	43.0

## **PACKAGE OUTLINE**

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated