Dual D-type flip-flop with set and reset; positive-edge triggerRev. 7 — 21 April 2015Product data sheet

1. General description

The 74AHC74; 74AHCT74 is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.

The 74AHC74; 74AHCT74 is a dual positive-edge triggered, D-type flip-flop with individual data inputs (D), clock inputs (CP), set inputs (\overline{SD}) and reset inputs (\overline{RD}). It also has complementary outputs (Q and \overline{Q}).

The set and reset are asynchronous active LOW inputs that operate independent of the clock input. Information on the data input is transferred to the Q output on the LOW to HIGH transition of the clock pulse. The data inputs must be stable one set-up time prior to the LOW to HIGH clock transition for predictable operation.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

2. Features and benefits

- Balanced propagation delays
- All inputs have Schmitt-trigger actions
- Inputs accept voltages higher than V_{CC}
- Input levels:
 - For 74AHC74: CMOS level
 - For 74AHCT74: TTL level
- ESD protection:
 - HBM EIA/JESD22-A114E exceeds 2000 V
 - MM EIA/JESD22-A115-A exceeds 200 V
 - CDM EIA/JESD22-C101C exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C




Dual D-type flip-flop with set and reset; positive-edge trigger

Ordering information 3.


Type number	Package				
	Temperature range	Name	Description	Version	
74AHC74	-				
74AHC74D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1	
74AHC74PW	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1	
74AHC74BQ	-40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm	SOT762-1	
74AHCT74		-	·		
74AHCT74D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1	
74AHCT74PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1	
74AHCT74BQ	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm	SOT762-1	


Functional diagram 4.



Functional diagram Fig 1.

Dual D-type flip-flop with set and reset; positive-edge trigger






Dual D-type flip-flop with set and reset; positive-edge trigger

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2.Pin description

Symbol	Pin	Description
1RD	1	asynchronous reset direct input (active LOW)
1D	2	data input
1CP	3	clock input (LOW to HIGH, edge-triggered)
1 <mark>S</mark> D	4	asynchronous set direct input (active LOW)
1Q	5	true flip-flop output
1 <mark>Q</mark>	6	complement flip-flop output
GND	7	ground (0 V)
2 <u>Q</u>	8	complement flip-flop output
2Q	9	true flip-flop output
2 <mark>S</mark> D	10	asynchronous set direct input (active LOW)
2CP	11	clock input (LOW to HIGH, edge-triggered)
2D	12	data input
2RD	13	asynchronous reset direct input (active LOW)
V _{CC}	14	supply voltage

Dual D-type flip-flop with set and reset; positive-edge trigger

6. Functional description

Table 3. Function table^[1]

Control			Input	Output					
nSD	nRD	nCP	nD	nQ	nQ	nQ _{n+1}	nQ _{n+1}		
L	Н	Х	Х	Н	L	-	-		
Н	L	Х	Х	L	Н	-	-		
L	L	Х	Х	Н	Н	-	-		
Н	Н	↑	L	-	-	L	Н		
Н	Н	1	Н	-	-	Н	L		

[1] H = HIGH voltage level;

L = LOW voltage level;

 \uparrow = LOW to HIGH transition;

 Q_{n+1} = state after the next LOW to HIGH CP transition;

X = don't care.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7.0	V
VI	input voltage			-0.5	+7.0	V
I _{IK}	input clamping current	V ₁ < -0.5 V	[1]	-20	-	mA
I _{OK}	output clamping current	V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V	[1]	-20	+20	mA
lo	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$		-25	+25	mA
I _{CC}	supply current			-	+75	mA
I _{GND}	ground current			-75	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SO14 packages: above 70 °C the value of P_{tot} derates linearly at 8 mW/K.

For TSSOP14 packages: above 60 °C the value of P_{tot} derates linearly at 5.5 mW/K. For DHVQFN14 packages: above 60 °C the value of P_{tot} derates linearly at 4.5 mW/K.

Dual D-type flip-flop with set and reset; positive-edge trigger

8. Recommended operating conditions

Table 5.Operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
74AHC7	4			I	I	
V _{CC}	supply voltage		2.0	5.0	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	-	-	100	ns/V
		$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	-	-	20	ns/V
74AHCT	74					
V _{CC}	supply voltage		4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V _{CC} = 4.5 V to 5.5 V	-	-	20	ns/V

9. Static characteristics

Table 6.Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C	;	–40 °C t	to +85 °C	–40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
74AHC7	4	1								
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
	V _{CC} = 5.5 V	3.85	-	-	3.85	-	3.85	-	V	
V _{IL}	V _{IL} LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
		V _{CC} = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
	V _{CC} = 5.5 V	-	-	1.65	-	1.65	-	1.65	V	
011	HIGH-level	$V_{I} = V_{IH}$ or V_{IL}								
	output voltage	$I_{O} = -50 \ \mu A; V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -50 \ \mu\text{A}; \ V_{CC} = 3.0 \ V$	2.9	3.0	-	2.9	-	2.9	-	V
		$I_{O} = -50 \ \mu A; V_{CC} = 4.5 \ V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.40	-	V
		$I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.80	-	3.70	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = 50 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 50 \ \mu A; \ V_{CC} = 3.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 50 \ \mu A; \ V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
		$I_{O} = 8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V

Dual D-type flip-flop with set and reset; positive-edge trigger

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
I	input leakage current		-	-	0.1	-	1.0	-	2.0	μA
I _{CC}	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 5.5 \ V \end{array}$	-	-	2.0	-	20	-	40	μA
CI	input capacitance	$V_1 = V_{CC}$ or GND	-	3	10	-	10	-	10	pF
74AHCT	74									
V _{IH}	HIGH-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	2.0	-	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	$V_{CC} = 4.5 V$ to 5.5 V	-	-	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
		I _O = -50 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -8.0 mA	3.94	-	-	3.80	-	3.70	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	l _O = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		l _O = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V
lı	input leakage current		-	-	0.1	-	1.0	-	2.0	μA
I _{CC}	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 5.5 \ V \end{array}$	-	-	2.0	-	20	-	40	μA
Δl _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$; other pins at V_{CC} or GND; $I_O = 0 \text{ A}$; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
Cı	input capacitance	$V_1 = V_{CC}$ or GND	-	3	10	-	10	-	10	pF

Dual D-type flip-flop with set and reset; positive-edge trigger

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 9.

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	Min	Max	
74AHC7	4	1				1		I		
t _{pd}	propagation	nCP to nQ, $n\overline{Q}$; see Figure 7 [2]								
	delay	V _{CC} = 3.0 V to 3.6 V								
		C _L = 15 pF	-	5.2	11.9	1.0	14.0	1.0	15.0	ns
		C _L = 50 pF	-	7.4	15.4	1.0	17.5	1.0	19.5	ns
		$V_{CC} = 4.5 V \text{ to } 5.5 V$								
		C _L = 15 pF	-	3.7	7.3	1.0	8.5	1.0	9.5	ns
		C _L = 50 pF	-	5.2	9.3	1.0	10.5	1.0	12.0	ns
		nSD, nRD to nQ, nQ; see Figure 8								
	V _{CC} = 3.0 V to 3.6 V									
		C _L = 15 pF	-	5.4	12.3	1.0	14.5	1.0	15.5	ns
		C _L = 50 pF	-	7.7	15.8	1.0	18.0	1.0	20.0	ns
	$V_{CC} = 4.5 V \text{ to } 5.5 V$									
	C _L = 15 pF	-	3.7	7.7	1.0	9.0	1.0	10.0	ns	
		C _L = 50 pF	-	5.3	9.7	1.0	11.0	1.0	12.5	ns
f _{max} maximum frequency	maximum	see Figure 7								
	V _{CC} = 3.0 V to 3.6 V									
		C _L = 15 pF	80	125	-	70	-	70	-	MHz
		C _L = 50 pF	50	75	-	45	-	45	-	MHz
		$V_{CC} = 4.5 V \text{ to } 5.5 V$								
		C _L = 15 pF	130	170	-	110	-	110	-	MHz
		C _L = 50 pF	90	115	-	75	-	75	-	MHz
t _W	pulse width	CP HIGH or LOW; nSD, nRD LOW; see <u>Figure 7</u> and <u>8</u>								
		V _{CC} = 3.0 V to 3.6 V	6.0	-	-	7.0	-	7.0	-	ns
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	5.0	-	-	5.0	-	5.0	-	ns
t _{su}	set-up time	nD to nCP; see Figure 7								
		V _{CC} = 3.0 V to 3.6 V	6.0	-	-	7.0	-	7.0	-	ns
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	5.0	-	-	5.0	-	5.0	-	ns
t _h	hold time	nD to nCP; see Figure 7								
		V _{CC} = 3.0 V to 3.6 V	0.5	-	-	0.5	-	0.5	-	ns
		V _{CC} = 4.5 V to 5.5 V	0.5	-	-	0.5	-	0.5	-	ns
t _{rec}	recovery	nRD to nCP; see Figure 8								
	time	V _{CC} = 3.0 V to 3.6 V	5.0	-	-	5.0	-	5.0	-	ns
		V _{CC} = 4.5 V to 5.5 V	3.0	-	-	3.0	-	3.0	-	ns

Dual D-type flip-flop with set and reset; positive-edge trigger

Symbol	Parameter	Conditions			25 °C		–40 °C to	o +85 °C	–40 °C to	+125 °C	Unit
			_	Min	Typ <mark>[1]</mark>	Max	Min	Max	Min	Max	-
C _{PD}	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{\text{CC}}$	[3]	-	12	-	-	-	-	-	pF
74AHCT	74; V _{CC} = 4.5	V to 5.5 V									
t _{pd}	propagation	nCP to nQ, nQ; see Figure 7	[2]								
	delay	C _L = 15 pF		-	3.3	7.8	1.0	9.0	1.0	10.0	ns
		C _L = 50 pF		-	4.8	8.8	1.0	10.0	1.0	11.0	ns
	nSD, nRD to nQ, nQ; see <u>Figure 7</u>										
		C _L = 15 pF		-	3.7	10.4	1.0	12.0	1.0	13.0	ns
		C _L = 50 pF		-	5.3	11.4	1.0	13.0	1.0	14.5	ns
f _{max}	maximum	see Figure 7									
	frequency	C _L = 15 pF		100	160	-	80	-	80	-	MHz
		C _L = 50 pF		80	140	-	65	-	65	-	MHz
t _W	pulse width	CP HIGH or LOW; nSD, nRD LOW; see <u>Figure 7</u> and <u>8</u>		5.0	-	-	5.0	-	5.0	-	ns
t _{su}	set-up time	nD to nCP; see Figure 7		5.0	-	-	5.0	-	5.0	-	ns
t _h	hold time	nD to nCP; see Figure 7		0	-	-	0	-	0	-	ns
t _{rec}	recovery time	nRD to nCP; see <u>Figure 8</u>		3.5	-	-	3.5	-	3.5	-	ns
C _{PD}	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{\text{CC}}$	[3]	-	16	-	-	-	-	-	pF

Table 7. Dynamic characteristics ... continued

Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 9.

[1] Typical values are measured at nominal supply voltage ($V_{CC} = 3.3$ V and $V_{CC} = 5.0$ V).

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 $f_i = input frequency in MHz;$

 f_o = output frequency in MHz;


 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

$$\begin{split} N &= number \mbox{ of inputs switching}; \\ \Sigma(C_L \times V_{CC}{}^2 \times f_0) &= sum \mbox{ of the outputs}. \end{split}$$

Dual D-type flip-flop with set and reset; positive-edge trigger

11. Waveforms



10 of 19

74AHC74; 74AHCT74

Dual D-type flip-flop with set and reset; positive-edge trigger




Fig 8. Set and reset pulse widths, recovery time and input to output propagation delays

Table 8. Measurement points

Туре	Input	Output
	V _M	V _M
74AHC74	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74AHCT74	1.5 V	$0.5 \times V_{CC}$

74AHC74; 74AHCT74

Dual D-type flip-flop with set and reset; positive-edge trigger




Table 9. Test data

Туре	Input L		Load	Test
	VI	t _r , t _f	CL	
74AHC74	V _{CC}	≤ 3.0 ns	50 pF, 15 pF	t _{PLH} , t _{PHL}
74AHCT74	3.0 V	≤ 3.0 ns	50 pF, 15 pF	t _{PLH} , t _{PHL}

74AHC74; 74AHCT74

Dual D-type flip-flop with set and reset; positive-edge trigger

12. Package outline




Fig 10. Package outline SOT108-1 (SO14)

All information provided in this document is subject to legal disclaimers.

Dual D-type flip-flop with set and reset; positive-edge trigger





Fig 11. Package outline SOT402-1 (TSSOP14)

All information provided in this document is subject to legal disclaimers.

Dual D-type flip-flop with set and reset; positive-edge trigger



DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1

Fig 12. Package outline SOT762-1 (DHVQFN14)

All information provided in this document is subject to legal disclaimers.

Dual D-type flip-flop with set and reset; positive-edge trigger

13. Abbreviations

Table 10. Abbreviations						
Acronym	Description					
CDM	Charged Device Model					
CMOS	Complementary Metal-Oxide Semiconductor					
ESD	ElectroStatic Discharge					
НВМ	Human Body Model					
LSTTL	Low-power Schottky Transistor-Transistor Logic					
MM	Machine Model					

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74AHC_AHCT74 v.7	20150421	Product data sheet	-	74AHC_AHCT74 v.6		
Modifications:	• <u>Table 7</u> : mi	• <u>Table 7</u> : minimum f _{max} values at 3.0 V to 3.6 V for 74AHC74 corrected (errata).				
74AHC_AHCT74 v.6	20141020	Product data sheet	-	74AHC_AHCT74 v.5		
Modifications:	<u>Table 3</u> corr	• <u>Table 3</u> corrected (errata).				
74AHC_AHCT74 v.5	20080609	Product data sheet	-	74AHC_AHCT74 v.4		
Modifications:	edesigned to comply v	vith the new identity				
	 Legal texts have been adapted to the new company name where appropriate. 					
	Table 6: the	conditions for input leakage of	current have been cha	anged.		
74AHC_AHCT74 v.4	20050207	Product data sheet	-	74AHC_AHCT74 v.3		
74AHC_AHCT74 v.3	20040429	Product specification	-	74AHC_AHCT74 v.2		
74AHC_AHCT74 v.2	19990923	Product specification	-	74AHC_AHCT74 v.1		
74AHC_AHCT74 v.1	19990805	Product specification	-	-		

Dual D-type flip-flop with set and reset; positive-edge trigger

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors products product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2015. All rights reserved.

Dual D-type flip-flop with set and reset; positive-edge trigger

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74AHC74; 74AHCT74

Dual D-type flip-flop with set and reset; positive-edge trigger

17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning 4
5.2	Pin description 4
6	Functional description 5
7	Limiting values 5
8	Recommended operating conditions 6
9	Static characteristics 6
10	Dynamic characteristics 8
11	Waveforms 10
12	Package outline 13
13	Abbreviations 16
14	Revision history 16
15	Legal information 17
15.1	Data sheet status 17
15.2	Definitions 17
15.3	Disclaimers
15.4	Trademarks 18
16	Contact information 18
17	Contents 19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2015.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 21 April 2015 Document identifier: 74AHC_AHCT74