
SCAS428 - OCTOBER 1993

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Reduced Output Structure on A Port Minimizes V<sub>OHV</sub>
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (J)


### description

These octal bus transceivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

SN54LVTR245 . . . J PACKAGE SN74LVTR245 . . . DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LVTR245 . . . FK PACKAGE (TOP VIEW)



The 'LVTR245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The A port is designed to minimize the undershoot exhibited on high to low transition during simultaneous switching conditions.

The SN74LVTR245 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTR245 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LVTR245 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

#### **FUNCTION TABLE**

INP	UTS	OPERATION						
OE	DIR	OPERATION						
L	L	B data to A bus						
L	Н	A data to B bus						
Н	X	Isolation						


## **SN54LVTR245**, **SN74LVTR245** 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS428 - OCTOBER 1993

### logic symbol†

#### G3 3EN1[BA] 3EN2[AB] 18 **B**1 $\triangleright$ 2♡ 17 **A2 B2** 16 **A3 B3** 15 В4 14 **B5 A5** 13 **B6** A6 12 Α7 **B7** 11 Α8 **B8**

### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	-0.5 V to $4.6$ V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V <sub>O</sub> (see Note 1)	0.5 V to 7 V
Current into any output in the low state, IO: SN54LVTR245	96 mA
SN74LVTR245	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVTR245	48 mA
SN74LVTR245	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air): DB package	0.65 W
DW package	0.85 W
PW package	0.6 W
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

<sup>2.</sup> This current will only flow when the output is in the high state and  $V_O > V_{CC}$ .

## recommended operating conditions

			SN54LV	TR245	SN74LV1	ΓR245	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	4	2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
lau	High-level output current	B port	Q	-24		-32	mA
ЮН	riigii-ievei output current	A port	()	-8		-12	IIIA
lOL	Low-level output current		90	24		32	mA
I <sub>OL</sub> †	Low-level output current		Q'	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

<sup>†</sup> Current duty cycle  $\leq$  50%, f  $\geq$  1 kHz

## **SN54LVTR245**, **SN74LVTR245** 3.3-V ABT OCTAL BUS TRANSCEIVERS **WITH 3-STATE OUTPUTS**

SCAS428 - OCTOBER 1993

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	_	TEST CONDITIONS					SN	74LVTR2	45	
PARAMETER	1	TEST CONDITIONS						TYP <sup>†</sup>	MAX	UNIT
VIK	$V_{CC} = 2.7 \text{ V},$				-1.2			-1.2	V	
	$V_{CC} = MIN \text{ to MAX}^{\ddagger},$	I <sub>OH</sub> = -100 μA		VCC-0	).2		V <sub>CC</sub> -0	.2		
	$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	B port	2.4			2.4			
	V <sub>CC</sub> = 3 V	$I_{OH} = -24 \text{ mA}$	] Броп	2						
	∧CC = 2 ∧	$I_{OH} = -32 \text{ mA}$					2			
Voн	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I <sub>OH</sub> = -100 μA		VCC-0	).2		VCC-0	.2		V
	$V_{CC} = 2.7 \text{ V},$	I <sub>OH</sub> = – 1 mA		2.4			2.4			
		$I_{OH} = -3 \text{ mA}$	A port	2.4			2.4			
	V <sub>CC</sub> = 3 V	$I_{OH} = -8 \text{ mA}$		2						
		$I_{OH} = -12 \text{ mA}$					2			
	Vaa 27V	I <sub>OL</sub> = 100 μA	-			0.2			0.2	
	V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 24 mA			0.5			0.5		
\/a:		I <sub>OL</sub> = 16 mA			0.4			0.4	V	
VOL	V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 32 mA			<b>2</b> 0.5			0.5	V	
		I <sub>OL</sub> = 48 mA		3	0.55					
		$I_{OL} = 64 \text{ mA}$		P.E.	,			0.55		
	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND	Control pins		7	±1			±1	
	$V_{CC} = 0$ or MAX $^{\ddagger}$ ,	V <sub>I</sub> = 5.5 V	Control pins		2	10			10	
l <sub>l</sub>	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V			5	100			20	μА
		VI = VCC	A or B ports§	Q		5			5	
		V <sub>I</sub> = 0				-5			-5	
ha in	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	A or B ports	75			75			μΑ
l(hold)	∧CC = 2 ∧	V <sub>I</sub> = 2 V	A of B ports	-75			-75			μΑ
lozh	$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 3 V				1			1	μΑ
lozL	$V_{CC} = 3.6 \text{ V},$	$V_0 = 0.5 V$				-1			-1	μΑ
			Outputs high		0.13	0.5		0.13	0.19	
Icc	$V_{CC} = 3.6 \text{ V},$	$I_{O} = 0$ ,	Outputs low		8.8	14		8.8	12	mA
icc	VI = VCC or GND		Outputs disabled		0.13	0.5		0.13	0.19	ma
ΔI <sub>CC</sub> ¶	$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$ Other inputs at $V_{CC}$			0.3			0.2	mA		
C <sub>i</sub>	V <sub>I</sub> = 3 V or 0				4			4		pF
C <sub>io</sub>	V <sub>O</sub> = 3 V or 0				10			10		pF



<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . ‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>§</sup> Unused pins at V<sub>CC</sub> or GND

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.


# switching characteristics, $C_L = 50 pF$ (unless otherwise noted) (see Figure 1)

			SN54LVTR245 T <sub>A</sub> = -55°C to 125°C					SN74LVTR245 $T_A = -40^{\circ}C \text{ to } 85^{\circ}C$					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =		V <sub>CC</sub> =	2.7 V	v <sub>CC</sub> =	= 3.3 V ±	0.3 V	V <sub>CC</sub> =	2.7 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP <sup>†</sup>	MAX	MIN	MAX		
<b>+</b> =	А	В	1.1	4.3		4.8	1.1	2.5	4.2		4.7	20	
<sup>t</sup> PLH	В	А	1.4	4.5		5.4	1.4	2.7	4.4		5.3	ns	
4	Α	В	1.1	4.7	1/5/	5.9	1.1	2.6	4.6		5.8	ns	
<sup>t</sup> PHL	В	А	1	4.2	PE	5.3	1	2.3	4.1		5.1		
to-7	ŌĒ	В	1.3	5.9	Q	7	1.3	3.1	5.5		6.7	ns	
<sup>t</sup> PZH	OE	А	1.6	6.1		8.4	1.6	3.6	6		8.3	115	
to	ŌĒ	В	2	6.7		8.1	2	3.9	6.6		8		
<sup>t</sup> PZL	OE	А	1.8	6.5		7.7	1.8	3.8	6.4		7.6	ns	
tour	ŌĒ	В	2.7	6.5		7	2.7	4.2	6.1 6.7	ns			
<sup>t</sup> PHZ	OE OE	A 2.5 6.	6.2		6.8	2.5	4	5.8		6.4	110		
to. 7	ŌĒ	В	2.4	5.6		5.6	2.4	3.7	5.2		5.4	ns	
<sup>t</sup> PLZ	ŰĽ.	А	2.4	5.5		5.6	2.4	3.7	5.2		5.3	115	

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

SCAS428 - OCTOBER 1993

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5 \text{ ns.}$   $t_f \leq 2.5 \text{ ns.}$
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Home | Company Info | Employment | TI Global | Contact Us | Site Map

PRODUCTS ► APPLICATIONS ► SUPPORT ► TI&ME ►

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG | APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN74LVTR245, 3.3-V ABT Octal Bus Transceivers With 3-State Outputs And Series Resistors DEVICE STATUS: ACTIVE

FEATURES ▲Back to Top

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25$ °C
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- $\bullet$  Reduced Output Structure on A Port Minimizes  $V_{\mbox{\scriptsize OHV}}$
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic DIPs (J)

DESCRIPTION Back to Top

These octal bus transceivers are designed specifically for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTR245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (OE)\ input can be used to disable the device so the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The A port is designed to minimize the undershoot exhibited on high to low transition during simultaneous switching conditions.

The SN74LVTR245 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTR245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTR245 is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

▲Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

▲Back to Top

Full datasheet in Acrobat PDF: sn74lvtr245.pdf (117 KB) (Updated: 10/01/1993)

APPLICATION NOTES

Back to Top

View Application Notes for Digital Logic

- 16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B) (SZZA029B Updated: 05/22/2002)
- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (SCBA012A Updated: 08/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)

- Implications of Slow or Floating CMOS Inputs (Rev. C) (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- LVT Family Characteristics (Rev. A) (SCEA002A Updated: 03/01/1998)
- LVT-to-LVTH Conversion (SCEA010 Updated: 12/08/1998)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- Logic Solutions For IEEE Std 1284 (SCEA013 Updated: 06/01/1999)
- Low Voltage Logic Families (Rev. A) (SCVAE01A Updated: 06/01/1998)
- Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices (SZZA033 Updated: 05/10/2002)
- Quad Flatpack No-Lead Logic Packages (Rev. A) (SCBA017A Updated: 09/10/2002)
- Understanding Advanced Bus-Interface Products Design Guide (SCAA029, 253 KB Updated: 05/01/1996)

#### RELATED DOCUMENTS

▲Back to Top

View Related Documentation for Digital Logic

- Advanced Bus Interface Logic Selection Guide (SCYT126, 453 KB Updated: 01/09/2001)
- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- Logic Selection Guide Second Half 2002 (Rev. R) (SDYU001R, 4274 KB Updated: 07/19/2002)
- Military Low Voltage Solutions (SGYN139, 103 KB Updated: 04/04/2001)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)

PRICING/	AVAILABILITY/ PKG	

▲Back to Top

DEVICE INFORMATION						TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002			REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002			
ORDERABLE DEVICE	<u>STATUS</u>	PACKAGE TYPE  PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY  \$US	STD PACK QTY	IN STOCK IN PROGRESS QTY DATE LEAD TIME			DISTRIBUTOR COMPANY REGION	<u>IN STOCK</u>	PURCHASE
SN74LVTR245NSR	ACTIVE	$\frac{\text{SOP}}{\text{(NS)}} \mid 20$	-40 TO 85	View Contents	1KU   1.54	2000	<u>N/ A*</u>	3815   14 Oct	4 WKS			
								>10k   21 Oct				

Table Data Updated on: 9/26/2002

Products | Applications | Support | TI&ME

TEXAS INSTRUMENTS © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

Trademarks | Privacy Policy | Terms of Use