

## LMC6032 CMOS Dual Operational Amplifier

Check for Samples: [LMC6032](#)

### FEATURES

- Specified for 2 k $\Omega$  and 600  $\Omega$  Loads
- High Voltage Gain: 12 dB
- Low Offset Voltage Drift: 2.3  $\mu\text{V}/^\circ\text{C}$
- Ultra Low Input Bias Current: 40 fA
- Input Common-mode Range Includes  $V^-$
- Operating Range From +5V to +15V Supply
- $I_{SS} = 400 \mu\text{A}/\text{Amplifier}$ ; Independent of  $V^+$
- Low Distortion: 0.01% at 10 kHz
- Slew Rate: 1.1 V/ $\mu\text{s}$
- Improved Performance Over TLC272

- Long-Term Integrator
- Sample-and-Hold Circuit
- Medical Instrumentation

### DESCRIPTION

The LMC6032 is a CMOS dual operational amplifier which can operate from either a single supply or dual supplies. Its performance features include an input common-mode range that reaches ground, low input bias current, and high voltage gain into realistic loads, such as 2 k $\Omega$  and 600  $\Omega$ .



This chip is built with TI's advanced Double-Poly Silicon-Gate CMOS process.

See the LMC6034 datasheet for a CMOS quad operational amplifier with these same features. For higher performance characteristics refer to the LMC662.

### APPLICATIONS

- High-Impedance Buffer or Preamplifier
- Current-to-Voltage Converter

### CONNECTION DIAGRAMS



**Figure 1. 10 Hz High-Pass Filter**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings<sup>(1)</sup>

Differential Input Voltage	±Supply Voltage
Supply Voltage ( $V^+ - V^-$ )	16V
Output Short Circuit to $V^+$	See <sup>(2)</sup>
Output Short Circuit to $V^-$	See <sup>(3)</sup>
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
ESD Tolerance <sup>(4)</sup>	1000V
Power Dissipation	See <sup>(5)</sup>
Voltage at Output/Input Pin	( $V^+$ ) + 0.3V
	( $V^-$ ) - 0.3V
Current at Output Pin	±18 mA
Current at Input Pin	±5 mA
Current at Power Supply Pin	35 mA

- (1) Absolute Maximum Ratings indicate limits beyond which damage to component may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed.
- (2) Do not connect output to  $V^+$ , when  $V^+$  is greater than 13V or reliability may be adversely affected.
- (3) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.
- (4) Human body model, 100 pF discharged through a 1.5 kΩ resistor.
- (5) The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ .

### Operating Ratings<sup>(1)</sup>

Temperature Range	-40°C ≤ $T_J$ ≤ +85°C	
Supply Voltage Range	4.75V to 15.5V	
Power Dissipation	(2)	
Thermal Resistance ( $\theta_{JA}$ ) <sup>(3)</sup>	8-Pin PDIP	101°C/W
	8-Pin SOIC	165°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to component may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed.
- (2) For operating at elevated temperatures the device must be derated based on the thermal resistance  $\theta_{JA}$  with  $P_D = (T_J - T_A)/\theta_{JA}$ .
- (3) All numbers apply for packages soldered directly into a PC board.

## DC Electrical Characteristics

Unless otherwise specified, all limits ensured for  $T_J = 25^\circ\text{C}$ . **Boldface** limits apply at the temperature extremes.  $V^+ = 5\text{V}$ ,  $V^- = \text{GND} = 0\text{V}$ ,  $V_{\text{CM}} = 1.5\text{V}$ ,  $V_{\text{OUT}} = 2.5\text{V}$  and  $R_L > 1\text{M}$  unless otherwise specified.

Symbol	Parameter	Conditions	Typical (1)	LMC6032I	Units
				Limit (2)	
$V_{\text{OS}}$	Input Offset Voltage		1	9	mV
				<b>11</b>	max
$\Delta V_{\text{OS}}/\Delta T$	Input Offset Voltage Average Drift		2.3		$\mu\text{V}/^\circ\text{C}$
$I_{\text{B}}$	Input Bias Current		0.04		pA
				<b>200</b>	max
$I_{\text{OS}}$	Input Offset Current		0.01		pA
				<b>100</b>	max
$R_{\text{IN}}$	Input Resistance		>1		Tera $\Omega$
CMRR	Common Mode Rejection Ratio	$0\text{V} \leq V_{\text{CM}} \leq 12\text{V}$ $V^+ = 15\text{V}$	83	63	dB
				<b>60</b>	min
+PSRR	Positive Power Supply Rejection Ratio	$5\text{V} \leq V^+ \leq 15\text{V}$ $V_{\text{O}} = 2.5\text{V}$	83	63	dB
				<b>60</b>	min
-PSRR	Negative Power Supply Rejection Ratio	$0\text{V} \leq V^- \leq -10\text{V}$	94	74	dB
				<b>70</b>	min
$V_{\text{CM}}$	Input Common-Mode Voltage Range	$V^+ = 5\text{V} \ \& \ 15\text{V}$ For CMRR $\geq 50$ dB	-0.4	-0.1	V
				<b>0</b>	max
$A_{\text{V}}$	Large Signal Voltage Gain	$R_L = 2 \text{ k}\Omega^{(3)}$	Sourcing	2000	V/mV
				<b>200</b>	min
				500	V/mV
		$R_L = 600\Omega^{(3)}$	Sinking	90	V/mV
				<b>40</b>	min
				1000	V/mV
Sourcing	100	V/mV			
	<b>75</b>	min			
Sinking	250	V/mV			
	<b>20</b>	min			

(1) Typical values represent the most likely parametric normal.

(2) All limits are specified at room temperature (standard type face) or at operating temperature extremes (bold type face).

(3)  $V^+ = 15\text{V}$ ,  $V_{\text{CM}} = 7.5\text{V}$ , and  $R_L$  connected to  $7.5\text{V}$ . For Sourcing tests,  $7.5\text{V} \leq V_{\text{O}} \leq 11.5\text{V}$ . For Sinking tests,  $2.5\text{V} \leq V_{\text{O}} \leq 7.5\text{V}$ .

## DC Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for  $T_J = 25^\circ\text{C}$ . **Boldface** limits apply at the temperature extremes.  $V^+ = 5\text{V}$ ,  $V^- = \text{GND} = 0\text{V}$ ,  $V_{\text{CM}} = 1.5\text{V}$ ,  $V_{\text{OUT}} = 2.5\text{V}$  and  $R_L > 1\text{M}$  unless otherwise specified.

Symbol	Parameter	Conditions	Typical (1)	LMC6032I	Units	
				Limit (2)		
$V_O$	Output Voltage Swing	$V^+ = 5\text{V}$ $R_L = 2\text{ k}\Omega$ to $2.5\text{V}$	4.87	4.20	V	
				<b>4.00</b>	min	
			0.10	0.25	V	
				<b>0.35</b>	max	
			$V^+ = 5\text{V}$ $R_L = 600\Omega$ to $2.5\text{V}$	4.61	4.00	V
					<b>3.80</b>	min
		0.30		0.63	V	
				<b>0.75</b>	max	
		$V^+ = 15\text{V}$ $R_L = 2\text{ k}\Omega$ to $7.5\text{V}$		14.63	13.50	V
					<b>13.00</b>	min
			0.26	0.45	V	
				<b>0.55</b>	max	
$V^+ = 15\text{V}$ $R_L = 600\Omega$ to $7.5\text{V}$	13.90		12.50	V		
			<b>12.00</b>	min		
	0.79	1.45	V			
		<b>1.75</b>	max			
	$I_O$	Output Current	$V^+ = 5\text{V}$ Sourcing, $V_O = 0\text{V}$ Sinking, $V_O = 5\text{V}$	22	13	mA
					<b>9</b>	min
21				13	mA	
				<b>9</b>	min	
$V^+ = 15\text{V}$ Sourcing, $V_O = 0\text{V}$ Sinking, $V_O = 13\text{V}^{(4)}$			40	23	mA	
				<b>15</b>	min	
			39	23	mA	
				<b>15</b>	min	
$I_S$	Supply Current	Both Amplifiers $V_O = 1.5\text{V}$	0.75	1.6	mA	
				<b>1.9</b>	max	

(4) Do not connect output to  $V^+$ , when  $V^+$  is greater than 13V or reliability may be adversely affected.

## AC Electrical Characteristics

Unless otherwise specified, all limits ensured for  $T_J = 25^\circ\text{C}$ . **Boldface** limits apply at the temperature extremes.  $V^+ = 5\text{V}$ ,  $V^- = \text{GND} = 0\text{V}$ ,  $V_{\text{CM}} = 1.5\text{V}$ ,  $V_{\text{OUT}} = 2.5\text{V}$  and  $R_L > 1\text{M}$  unless otherwise specified.

Symbol	Parameter	Conditions	Typical (1)	LMC6032I	Units
				Limit (2)	
SR	Slew Rate	See <sup>(3)</sup>	1.1	0.8	V/ $\mu\text{s}$
				<b>0.4</b>	min
GBW	Gain-Bandwidth Product		1.4		MHz
$\phi_M$	Phase Margin		50		Deg
$G_M$	Gain Margin		17		dB
	Amp-to-Amp Isolation	See <sup>(4)</sup>	130		dB
$e_n$	Input-Referred Voltage Noise	F = 1 kHz	22		nV/ $\sqrt{\text{Hz}}$
$i_n$	Input-Referred Current Noise	F = 1 kHz	0.0002		pA/ $\sqrt{\text{Hz}}$
THD	Total Harmonic Distortion	F = 10 kHz, $A_V = -10$ $R_L = 2\text{ k}\Omega$ , $V_O = 8\text{ V}_{\text{PP}}$ $\pm 5\text{V}$ Supply	0.01		%

(1) Typical values represent the most likely parametric normal.

(2) All limits are specified at room temperature (standard type face) or at operating temperature extremes (bold type face).

(3)  $V^+ = 15\text{V}$ . Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.

(4) Input referred.  $V^+ = 15\text{V}$  and  $R_L = 10\text{ k}\Omega$  connected to  $V^+/2$ . Each amp excited in turn with 1 kHz to produce  $V_O = 13\text{ V}_{\text{PP}}$ .

### TYPICAL PERFORMANCE CHARACTERISTICS

$V_S = \pm 7.5V$ ,  $T_A = 25^\circ C$  unless otherwise specified




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.

**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

$V_S = \pm 7.5V$ ,  $T_A = 25^\circ C$  unless otherwise specified




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.





Figure 13.

**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

$V_S = \pm 7.5V$ ,  $T_A = 25^\circ C$  unless otherwise specified



Avoid resistive loads of less than  $500\Omega$ , as they may cause instability.

**Figure 14.**



## APPLICATION HINTS

### AMPLIFIER TOPOLOGY

The topology chosen for the LMC6032, shown in [Figure 15](#), is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow a larger output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via  $C_f$  and  $C_{ff}$ ) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward.




Figure 15. LMC6032 Circuit Topology (Each Amplifier)

The large signal voltage gain while sourcing is comparable to traditional bipolar op amps, even with a 600Ω load. The gain while sinking is higher than most CMOS op amps, due to the additional gain stage; however, under heavy load (600Ω) the gain will be reduced as indicated in the Electrical Characteristics.

### COMPENSATING INPUT CAPACITANCE

The high input resistance of the LMC6032 op amps allows the use of large feedback and source resistor values without losing gain accuracy due to loading. However, the circuit will be especially sensitive to its layout when these large-value resistors are used.

Every amplifier has some capacitance between each input and AC ground, and also some differential capacitance between the inputs. When the feedback network around an amplifier is resistive, this input capacitance (along with any additional capacitance due to circuit board traces, the socket, etc.) and the feedback resistors create a pole in the feedback path. In the following General Operational Amplifier Circuit, [Figure 16](#), the frequency of this pole is

$$f_p = \frac{1}{2\pi C_S R_P}$$

where  $C_S$  is the total capacitance at the inverting input, including amplifier input capacitance and any stray capacitance from the IC socket (if one is used), circuit board traces, etc., and  $R_P$  is the parallel combination of  $R_F$  and  $R_{IN}$ . This formula, as well as all formulae derived below, apply to inverting and non-inverting op-amp configurations.

When the feedback resistors are smaller than a few kΩ, the frequency of the feedback pole will be quite high, since  $C_S$  is generally less than 10 pF. If the frequency of the feedback pole is much higher than the “ideal” closed-loop bandwidth (the nominal closed-loop bandwidth in the absence of  $C_S$ ), the pole will have a negligible effect on stability, as it will add only a small amount of phase shift.

However, if the feedback pole is less than approximately 6 to 10 times the “ideal” –3 dB frequency, a feedback capacitor,  $C_F$ , should be connected between the output and the inverting input of the op amp. This condition can also be stated in terms of the amplifier's low-frequency noise gain: To maintain stability, a feedback capacitor will probably be needed if

$$\left( \frac{R_F}{R_{IN}} + 1 \right) \leq \sqrt{6 \times 2\pi \times \text{GBW} \times R_F \times C_S}$$

where

$$\left( \frac{R_F}{R_{IN}} + 1 \right)$$

is the amplifier's low-frequency noise gain and GBW is the amplifier's gain bandwidth product. An amplifier's low-frequency noise gain is represented by the formula

$$\left( \frac{R_F}{R_{IN}} + 1 \right)$$

regardless of whether the amplifier is being used in an inverting or non-inverting mode. Note that a feedback capacitor is more likely to be needed when the noise gain is low and/or the feedback resistor is large.

If the above condition is met (indicating a feedback capacitor will probably be needed), and the noise gain is large enough that:

$$\left( \frac{R_F}{R_{IN}} + 1 \right) \geq 2\sqrt{GBW \times R_F \times C_S},$$

the following value of feedback capacitor is recommended:

$$C_F = \frac{C_S}{2 \left( \frac{R_F}{R_{IN}} + 1 \right)}$$

If


$$\left( \frac{R_F}{R_{IN}} + 1 \right) < 2\sqrt{GBW \times R_F \times C_S},$$

the feedback capacitor should be:

$$C_F = \sqrt{\frac{C_S}{GBW \times R_F}}$$

Note that these capacitor values are usually significantly smaller than those given by the older, more conservative formula:

$$C_F = \frac{C_S R_{IN}}{R_F}.$$



$C_S$  consists of the amplifier's input capacitance plus any stray capacitance from the circuit board and socket.  $C_F$  compensates for the pole caused by  $C_S$  and the feedback resistor.

**Figure 16. General Operational Amplifier Circuit**

Using the smaller capacitors will give much higher bandwidth with little degradation of transient response. It may be necessary in any of the above cases to use a somewhat larger feedback capacitor to allow for unexpected stray capacitance, or to tolerate additional phase shifts in the loop, or excessive capacitive load, or to decrease the noise or bandwidth, or simply because the particular circuit implementation needs more feedback capacitance to be sufficiently stable. For example, a printed circuit board's stray capacitance may be larger or smaller than the breadboard's, so the actual optimum value for  $C_F$  may be different from the one estimated using the breadboard. In most cases, the value of  $C_F$  should be checked on the actual circuit, starting with the computed value.

## CAPACITIVE LOAD TOLERANCE

Like many other op amps, the LMC6032 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See the Typical Performance Characteristics.

The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. As shown in Figure 17, the addition of a small resistor (50Ω to 100Ω) in series with the op amp's output, and a capacitor (5 pF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus, larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.




Figure 17. Rx, Cx Improve Capacitive Load Tolerance

Capacitive load driving capability is enhanced by using a pull up resistor to V<sup>+</sup> (Figure 18). Typically a pull up resistor conducting 500 μA or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see DC Electrical Characteristics).





Figure 18. Compensating for Large Capacitive Loads with a Pull Up Resistor


## PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6032, typically less than 0.04 pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.


To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6032's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs. See Figure 19. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of 10<sup>12</sup>Ω, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMC6032's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of 10<sup>11</sup>Ω would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier's performance. See Figure 20, Figure 21, Figure 22 for typical connections of guard rings for standard op-amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 23.




**Figure 19. Example of Guard Ring in P.C. Board Layout**




**Figure 20. Inverting Amplifier Guard Ring Connections**



**Figure 21. Non-Inverting Amplifier Guard Ring Connections**




**Figure 22. Follower Guard Ring Connections**



**Figure 23. Howland Current Pump Guard Ring Connections**

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See [Figure 24](#).




Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.

**Figure 24. Air Wiring**

## BIAS CURRENT TESTING

The test method of [Figure 25](#) is appropriate for bench-testing bias current with reasonable accuracy. To understand its operation, first close switch S2 momentarily. When S2 is opened, then

$$I_b^- = \frac{dV_{OUT}}{dt} \times C_2.$$



**Figure 25. Simple Input Bias Current Test Circuit**

A suitable capacitor for C2 would be a 5 pF or 10 pF silver mica, NPO ceramic, or air-dielectric. When determining the magnitude of  $I_b^-$ , the leakage of the capacitor and socket must be taken into account. Switch S2 should be left shorted most of the time, or else the dielectric absorption of the capacitor C2 could cause errors.

Similarly, if S1 is shorted momentarily (while leaving S2 shorted)

$$I_b^+ = \frac{dV_{OUT}}{dt} \times (C_1 + C_x)$$

where  $C_x$  is the stray capacitance at the + input.

TYPICAL SINGLE-SUPPLY APPLICATIONS

(V+ = 5.0 V<sub>DC</sub>)

Additional single-supply applications ideas can be found in the LM358 datasheet. The LMC6032 is pin-for-pin compatible with the LM358 and offers greater bandwidth and input resistance over the LM358. These features will improve the performance of many existing single-supply applications. Note, however, that the supply voltage range of the LMC6032 is smaller than that of the LM358.




Figure 26. Instrumentation Amplifier

$$\frac{V_{OUT}}{V_{IN}} = \frac{R2 + 2R1}{R2} \times \frac{R4}{R3}$$


if R1 = R5;

R3 = R6,

and R4 = R7.

= 100 for circuit shown.

For good CMRR over temperature, low drift resistors should be used. Matching of R3 to R6 and R4 to R7 affects CMRR. Gain may be adjusted through R2. CMRR may be adjusted through R7.



Oscillator frequency is determined by R1, R2, C1, and C2:

$$f_{OSC} = 1/2\pi RC$$

where R = R1 = R2 and C = C1 = C2.

Figure 27. Sine-Wave Oscillator

This circuit, as shown, oscillates at 2.0 kHz with a peak-to-peak output swing of 4.0V.

TYPICAL SINGLE-SUPPLY APPLICATIONS (continued)

( $V^+ = 5.0 V_{DC}$ )




Figure 28. Low-Leakage Sample-and-Hold




Figure 29. 1 Hz Square-Wave Oscillator





Figure 30. Power Amplifier



$f_0 = 10 \text{ Hz}$   
 $Q = 2.1$   
 Gain = -8.8

Figure 31. 10 Hz Bandpass Filter



TYPICAL SINGLE-SUPPLY APPLICATIONS (continued)

( $V^+ = 5.0 V_{DC}$ )






Figure 32. 1 Hz Low-Pass Filter (Maximally Flat, Dual Supply Only)



$f_c = 10 \text{ Hz}$   
 $d = 0.895$   
 Gain = 1  
 2 dB passband ripple

Figure 33. 10 Hz High-Pass Filter



Gain = -46.8  
 Output offset voltage reduced to the level of the input offset voltage of the bottom amplifier (typically 1 mV).

Figure 34. High Gain Amplifier with Offset Voltage Reduction

## REVISION HISTORY

Changes from Revision B (March 2013) to Revision C	Page
• Changed layout of National Data Sheet to TI format .....	17

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMC6032IM/NOPB	LIFEBUY	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMC60 32IM	
LMC6032IMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMC60 32IM	Samples
LMC6032IN/NOPB	LIFEBUY	PDIP	P	8	40	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LMC 6032IN	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC6032IMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC6032IMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LMC6032IM/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMC6032IN/NOPB	P	PDIP	8	40	506	13.97	11230	4.32
LMC6032IN/NOPB	P	PDIP	8	40	502	14	11938	4.32

# D0008A



## PACKAGE OUTLINE

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.



# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X


4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



4040082/E 04/2010

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated