SDLS026

SN7401, SN74LS01 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

APRIL 1985 - REVISED MARCH 1988

SN5401, SN54LS01,

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input NAND gates. The open-collector outputs require pull-up resistors to perform correctly. They may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher VOH levels.

The SN5401 and SN54LS01 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7401 and SN74LS01 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)

INP	UTS	Ουτρυτ
Α	В	Y
н	н	L
L	Х	н
х	L	н

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

APRIL 1985 - REVISE
SN5401 J PACKAGE SN54LS01 J OR W PACKAGE SN7401 N PACKAGE SN74LS01 D OR N PACKAGE (TOP VIEW)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
SN5401 W PACKAGE (TOP VIEW)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
SN54LS01 FK PACKAGE (TOP VIEW)
$\begin{array}{c} \begin{array}{c} \begin{array}{c} & \searrow & \bigcirc & \bigcirc & \searrow \\ & & & & & & \\ \hline & & & & & \\ \end{array} \\ 1 \\ 1 \\ 1 \\ 0 \\ \end{array} \\ \begin{array}{c} \begin{array}{c} & & & \\ \end{array} \\ 1 \\ 0 \\ \end{array} \\ \begin{array}{c} & & \\ \end{array} \\ 1 \\ 0 \\ \end{array} \\ \begin{array}{c} & & \\ \end{array} \\ \begin{array}{c} & & & \\ \end{array} \\ \end{array} \\ \begin{array}{c} & & & \\ \end{array} \\ \begin{array}{c} & & & \\ \end{array} \\ \begin{array}{c} & & & \\ \end{array} \\ \end{array} \\ \begin{array}{c} & & & \\ \end{array} \\ \end{array} \\ \begin{array}{c} & & & \\ \end{array} \\ \end{array} \\ \begin{array}{c} & & & \\ \end{array} \\ \end{array} \\ \begin{array}{c} & & & \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} & & & \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} & & & \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} & & & \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} & & & \\ \end{array} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} & & & \\ \end{array} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \end{array} \\ \end{array} \\$


NC - No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN5401, SN54LS01. SN7401, SN74LS01 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

logic diagram (positive logic)



positive logic; $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$

schematics (each gate)



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1): '0	D1, 'LSO1	
Off-state output voltage		7 V
	SN54'	
	SN74′	. 0°C to 70°C
Storage temperature range		35°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminals.



SN5401, SN7401 QUADRUPLE 2 INPUT POSITIVE NAND GATES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

			SN5401			SN7401			
		MIN	NOM	MAX	MIN	NOM	мах	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	v	
∨он	High-level output voltage			5.5			5,5	v	
IOL	Low-level output current			16			16	mA	
Тд	Operating free-air temperature	- 55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS [†]	SN5401	SN7401	
PARAMETER	TEST CONDITIONS.	MIN TYP [‡] MAX	MIN TYP [‡] MAX	UNIT
Vik	$V_{CC} = MIN, I_{I} = -12 mA$	- 1.5	- 1.5	v
1	$V_{CC} = MIN, V_{IL} = 0.8 V, V_{OH} = 5.5 V$		0.25	^
юн	VCC = MIN, VIL = 0.7 V, VOH = 5.5 V	0.25		mΑ
VOL	$V_{CC} = MIN$, $V_{IH} = 2 V$, $I_{OL} = 16 mA$	0.2 0.4	0.2 0.4	V
4	VCC = MAX, VI = 5.5 V	1	1	mΑ
ΪН	$V_{CC} = MAX$, $V_I = 2.4 V$	40	40	μA
ηĽ	$V_{CC} = MAX, V_i = 0.4 V$	- 1.6	- 1.6	mА
ССН	$V_{CC} = MAX, \forall_{ } = 0$	4 8	4 8	mΑ
ICCL	$V_{CC} = MAX, V_{\parallel} = 4.5 V$	12 22	12 22	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN	TYP	МАХ	UNIT	
TPLH	A or B	v	RL=4kΩ,	CL = 15 pF		35	55	ns
^t PHL	A or B		R _L = 400 Ω,	CL = 15 pF		8	15	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



SN54LS01, SN74LS01 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

		SN54LS01			SN74LS01		
	MIN	NOM	MAX	MIN	NOM	МАХ	
V _{CC} Supply voltage	4,5	5	5.5	4.75	5	5.25	V
VIH High-level input voltage	2			2			V
VIL Low-level input voltage			0.7		· · ·	0.8	V
VOH High-level output voltage			5.5			5.5	V
IOL Low-level output current	_		4			8	mΑ
T _A Operating free-air temperature	- 55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ł									
PARAMETER		TEST CONDI	110/05 [MIN	TYP‡	МАХ	MIN	TYP‡	МАХ	UNIT
VIK	V _{CC} = MIN,	l _l = ~ 18 mA				- 1.5			- 1.5	V
юн	V _{CC} = MIN,	V _{IL} = MAX,	V _{OH} = 5.5 V			0.1			0.1	mΑ
14	Vcc = MIN,	V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	v
Vol	Vcc = MIN,	V _{IH} ≈ 2 V,	IOL = 8 mA					0.35	0.5	1
4	V _{CC} = MAX,	V ₁ = 7 V				0.1	1		0.1	mA
Чн	V _{CC} = MAX,	V ₁ = 2.7 V				20	ļ		20	μA
ίιL	V _{CC} = MAX,	V ₁ = 0.4 V				- 0.4			- 0.4	mA
ICCH	VCC = MAX,	V = 0			0.8	1.6		0.8	1.6	mΑ
ICCL	V _{CC} ≠ MAX,	V ₁ = 4.5 V			2.4	4.4		2.4	4.4	mA

 \uparrow For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

switching characteristics, V_{CC} = 5 V, T_A = 25° C (see note 2)

PARAMETER	FROM (INPUT)	TO {OUTPUT}	TEST CONDITIONS	MIN	түр	МАХ	UNIT
^t PLH	A or B	Y	$R_L = 2 k\Omega$, $C_L = 15 pF$		17	32	ns
[‡] PHL					15	28	ris

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN5401J	ACTIVE	CDIP	J	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN5401J	Samples
SN54LS01J	ACTIVE	CDIP	J	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54LS01J	Samples
SN54LS01J	ACTIVE	CDIP	J	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54LS01J	Samples
SNJ5401J	ACTIVE	CDIP	J	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ5401J	Samples
SNJ5401J	ACTIVE	CDIP	J	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ5401J	Samples
SNJ5401W	ACTIVE	CFP	W	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ5401W	Samples
SNJ5401W	ACTIVE	CFP	W	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ5401W	Samples
SNJ54LS01J	ACTIVE	CDIP	J	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54LS01J	Samples
SNJ54LS01J	ACTIVE	CDIP	J	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54LS01J	Samples
SNJ54LS01W	ACTIVE	CFP	W	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54LS01W	Samples
SNJ54LS01W	ACTIVE	CFP	W	14	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SNJ54LS01W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

6-Feb-2020

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14



GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.




J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated