







ISO35T SLLSE26E - NOVEMBER 2010 - REVISED AUGUST 2023

# ISO35T Isolated 3.3V RS-485 Transceiver With Integrated Transformer Driver

#### 1 Features

- Designed for RS-485 and RS-422 Applications
- Signaling Rates up to 1 Mbps
- 1/8 Unit Load up to 256 Nodes on a Bus
- Thermal Shutdown Protection
- Typical Efficiency > 60% ( $I_{LOAD} = 100 \text{ mA}$ ) - See SLUU470
- Low-Driver Bus Capacitance 16 pF (Typical)
- Fail-Safe Receiver for Bus Open, Short, Idle
- Logic Inputs are 5-V Tolerant
- 50-kV/µs Typical Transient Immunity
- **Bus-Pin ESD Protection** 
  - 16-kV HBM Between Bus-Pins and GND2
  - 6-kV HBM Between Bus-Pins and GND1
- Safety and Regulatory Approvals
  - 4242 V<sub>PK</sub> Basic Insulation per DIN EN IEC 60747-17 (VDE 0884-17)
  - 2500 V<sub>RMS</sub> Isolation for 1 minute per UL 1577
  - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1 Standards

# 2 Applications

- Isolated RS-485/RS-422 Interfaces
- **Factory Automation**
- Motor/Motion Control
- **HVAC** and Building Automation Networks
- **Networked Security Stations**

# 3 Description

The ISO35T is an isolated differential line transceiver with integrated oscillator outputs that provide the primary voltage for an isolation transformer. The device is a full-duplex differential line transceiver for RS-485 and RS-422 applications that can easily be configured for half-duplex operation by connecting pin 11 to pin 14, and pin 12 to pin 13.

These devices are ideal for long transmission lines since the ground loop is broken to allow for a much larger common-mode voltage range. The symmetrical isolation barrier of the device is tested to provide 4242V<sub>PK</sub> of isolation per VDE for 60s between the bus-line transceiver and the logic-level interface.


Any cabled I/O can be subjected to electrical noise transients from various sources. These noise transients can cause damage to the transceiver and/or near-by sensitive circuitry if they are of sufficient magnitude and duration. The ISO35T can significantly reduce the risk of data corruption and damage to expensive control circuits.

The ISO35T is specified for use from -40°C to 85°C.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISO35T	SOIC (16)	10.30 mm × 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



**Typical Application Circuit** 



# **Table of Contents**

1 Features	1	6.16 Typical Characteristics	12
2 Applications	1	7 Parameter Measurement Information	
3 Description	1	8 Detailed Description	18
4 Revision History		8.1 Overview	
5 Pin Configuration and Functions	3	8.2 Functional Block Diagram	18
Pin Functions		8.3 Device Functional Modes	
6 Specifications		9 Application and Implementation	
6.1 Absolute Maximum Ratings		9.1 Application Information	
6.2 ESD Ratings		9.2 Typical Application	
6.3 Recommended Operating Conditions		10 Power Supply Recommendations	
6.4 Thermal Information		11 Layout	
6.5 Power Ratings		11.1 Layout Guidelines	
6.6 Insulation Specifications		11.2 Layout Example	
6.7 Safety-Related Certifications		12 Device and Documentation Support	
6.8 Safety Limiting Values		12.1 Documentation Support	
6.9 Electrical Characteristics: Driver		12.2 Community Resources	
6.10 Electrical Characteristics: Receiver		12.3 Trademarks	
6.11 Supply Current		12.4 Electrostatic Discharge Caution	
6.12 Transformer Driver Characteristics		12.5 Glossary	26
6.13 Switching Characteristics: Driver		13 Mechanical, Packaging, and Orderable	
6.14 Switching Characteristics: Receiver		Information	26
NOTE: Page numbers for previous revisions m Changes from Revision D (October 2015) to	Revision	n E (August 2023)	Page
NOTE: Page numbers for previous revisions m  Changes from Revision D (October 2015) to  Updated Thermal Characteristics, Safety Li	Revisior miting Val	n E (August 2023) ues, and Thermal Derating Curves to provide	more
NOTE: Page numbers for previous revisions m  Changes from Revision D (October 2015) to  Updated Thermal Characteristics, Safety Li accurate system-level thermal calculations.	Revision miting Val	n E (August 2023) ues, and Thermal Derating Curves to provide	e more6
NOTE: Page numbers for previous revisions m  Changes from Revision D (October 2015) to  Updated Thermal Characteristics, Safety Li accurate system-level thermal calculations.	Revision miting Val	n E (August 2023) ues, and Thermal Derating Curves to provide	e more6
NOTE: Page numbers for previous revisions manages from Revision D (October 2015) to Updated Thermal Characteristics, Safety Li accurate system-level thermal calculations.  Updated electrical and switching characteristics	miting Val	n E (August 2023)  ues, and Thermal Derating Curves to provide  atch device performance	e more6
accurate system-level thermal calculations. Updated electrical and switching characterists.  Changes from Revision C (July 2011) to Revision Added Pin Configuration and Functions section, Device and Documentation Suppor	stics to ma vision D ( ction, ESD entation sert section,	n E (August 2023)  ues, and Thermal Derating Curves to provide  atch device performance	Page Device tion, Layout Information
NOTE: Page numbers for previous revisions manages from Revision D (October 2015) to  • Updated Thermal Characteristics, Safety Liaccurate system-level thermal calculations.  • Updated electrical and switching characteristics  • Changes from Revision C (July 2011) to Revision C (July 2011) to Revision Ended Pin Configuration and Functions section, Device and Documentation Supports section  • VDE standard changed to DIN V VDE V 08	restriction, ESD entation, wision, ESD entation, estate to mark section, and the section is a section of the section of	ues, and Thermal Derating Curves to provide atch device performance	Page Device tion, Layout Information
NOTE: Page numbers for previous revisions medianges from Revision D (October 2015) to Updated Thermal Characteristics, Safety Li accurate system-level thermal calculations. Updated electrical and switching characteristics.  Changes from Revision C (July 2011) to Revision Added Pin Configuration and Functions section, Device and Documentation Supports section	stics to ma vision D ( ction, ESD entation se rt section,	ues, and Thermal Derating Curves to provide atch device performance	Page Device tion, Layout Information1
<ul> <li>NOTE: Page numbers for previous revisions methods.</li> <li>Changes from Revision D (October 2015) to</li> <li>Updated Thermal Characteristics, Safety Liaccurate system-level thermal calculations.</li> <li>Updated electrical and switching characteristics.</li> <li>Changes from Revision C (July 2011) to Revision Added Pin Configuration and Functions section, Device and Documentation Supports section</li></ul>	evision C  Revision D (  ction, ESD entation sert section,  284-10 (VE	ues, and Thermal Derating Curves to provide atch device performance	Page Device tion, Layout Information1 Page
<ul> <li>NOTE: Page numbers for previous revisions methods.</li> <li>Changes from Revision D (October 2015) to</li> <li>Updated Thermal Characteristics, Safety Liaccurate system-level thermal calculations.</li> <li>Updated electrical and switching characteristics.</li> <li>Changes from Revision C (July 2011) to Revision Added Pin Configuration and Functions section, Device and Documentation Supports section</li></ul>	vision D (etion, ESD entation sert section, S84-10 (VE	De V 0884-10):2006-12  (July 2011)  E (August 2023)  Ues, and Thermal Derating Curves to provide the provided	Page Device tion, Layout Information1 Page
Changes from Revision D (October 2015) to  Updated Thermal Characteristics, Safety Li accurate system-level thermal calculations.  Updated electrical and switching characteristics  Changes from Revision C (July 2011) to Rev  Added Pin Configuration and Functions section, Device and Documentation Support section  VDE standard changed to DIN V VDE V 08  Changes from Revision B (June 2011) to Rev  Changes from Revision A (March 2011) to Rev  Changes from Revision A (November 2010)	evision C Revision C Revision C Revision E Revision C Revision E Revision E Revision E	De V 0884-10):2006-12  (July 2011)  E (August 2023)  Ues, and Thermal Derating Curves to provide the provided	Page Device tion, Layout Information Page Page Page Page



# **5 Pin Configuration and Functions**




Figure 5-1. DW Package 16-Pin SOIC Top View

#### **Pin Functions**

	PIN I/O		DESCRIPTION		
NAME NO.		1/0	DESCRIPTION		
Α	14	I	Non-inverting Receiver Input		
В	13	I	verting Receiver Input		
D	8	I	ver Input		
D1	1	0	Transformer Driver Terminal 1, Open-Drain Output		
D2	2	0	Transformer Driver Terminal 2, Open-Drain Output		
DE	7	I	Driver Enable Input		
GND1	3	_	Logic-side Ground		
GND2	9, 15	_	Bus-side Ground. Both pins are internally connected.		
NC	10	_	No Connect. This pin is not connected to any internal circuitry.		
R	5	0	Receiver Output		
RE	6	I	Receiver Enable Input. This pin has complementary logic.		
V <sub>CC1</sub>	4	_	Logic-side Power Supply		
V <sub>CC2</sub>	16	_	Bus-side Power Supply		
Υ	11	0	Non-inverting Driver Output		
Z	12	0	Inverting Driver Output		



# **6 Specifications**

# 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>CC</sub> (2)	Supply voltage, V <sub>CC1</sub> , V <sub>CC2</sub>	-0.3	6	V
V <sub>A</sub> , V <sub>B</sub> , V <sub>Y</sub> , V <sub>Z</sub>	Voltage at any bus I/O terminal (A,B,Y,Z)	-9	14	V
V <sub>D1</sub> , V <sub>D2</sub>	Voltage at D1, D2		14	V
V <sub>(TRANS)</sub>	Voltage input, transient pulse, A, B, Y, and Z (through 100Ω, see Figure 27)	-50	50	V
V <sub>I</sub>	Voltage input at any D, DE or RE terminal	-0.5	6	V
Io	Receiver output current	-10	10	mA
I <sub>D1</sub> , I <sub>D2</sub>	Transformer Driver Output Current		450	mA
T <sub>J</sub>	Junction temperature		150	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

# 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001 <sup>(1)</sup>	Bus pins and GND1	±6000	V
V <sub>(ESD)</sub>	Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001 <sup>(1)</sup>	Bus pins and GND2	±16000	V
V <sub>(ESD)</sub>	Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001 <sup>(1)</sup>	All pins	±4000	V
V <sub>(ESD)</sub>	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>		±1500	V
V <sub>(ESD)</sub>	Machine model (MM), ANSI/ ESDS5.2-1996		±200	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

		MIN	TYP	MAX	UNIT
V <sub>CC1</sub>	Supply Voltage, Side 1	3	3.3	3.6	V
V <sub>CC2</sub>	Supply Voltage, Side 2	3	3.3	3.6	V
VI	Common Mode voltage at any bus terminal: A or B	-7		12	V
V <sub>IH</sub>	High-level input voltage (D, DE, RE inputs)	2		V <sub>CC1</sub>	V
V <sub>IL</sub>	Low-level input voltage (D, DE, RE inputs)	0		0.8	V
V <sub>ID</sub>	Differential input voltage, A with respect to B	-12		12	V
R <sub>L</sub>	Differential load resistance	54	60		Ω
Io	Output current, Driver	-60		60	mA
Io	Output current, Receiver	-8		8	mA
T <sub>A</sub>	Ambient temperature	-40		85	°C

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



		MIN	TYP	MAX	UNIT
1/t <sub>UI</sub>	Signaling rate			1	Mbps



#### **6.4 Thermal Information**

		ISO35T	
	THERMAL METRIC(1)	DW (SOIC)	UNIT
		16 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	80.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	43.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	13.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	41.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the no.

# **6.5 Power Ratings**

PARAMETER		PARAMETER TEST CONDITIONS		TYP	MAX	UNIT
P <sub>D</sub>		$V_{\rm CC1}$ = $V_{\rm CC2}$ = 3.6 V, TJ = 150°C, CL = 15 pF, Input a 0.5 MHz 50% duty cycle square wave			373	mW

# **6.6 Insulation Specifications**

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
	FANAMETEN	TEST CONDITIONS	DW-16	ONIT
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	8	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	8	um
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>400	V
	Material group	According to IEC 60664-1	II	
	O	Rated mains voltage ≤ 150 V <sub>RMS</sub>	I-IV	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 300 V <sub>RMS</sub>	1-111	1
DIN EN	IEC 60747-17 (VDE 0884-17) (2)	'	1	
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	566	V <sub>PK</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ , t = 60 s (qualification); $V_{TEST} = 1.2 \text{ x } V_{IOTM}$ , t= 1 s (100% production)	4242	V <sub>PK</sub>
q <sub>pd</sub>	Apparent charge <sup>(3)</sup>	Method b; At routine test (100% production) $V_{ini} = 1.2 \times V_{IOTM}$ , $t_{ini} = 1 \text{ s}$ ; $V_{pd(m)} = 1.5 \times V_{IORM}$ , $t_{m} = 1 \text{ s}$	≤5	pC
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(4)</sup>	V <sub>IO</sub> = 0.4 x sin (2πft), f = 1 MHz	2	pF
Cı	Input capacitance to ground	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft)$ , f = 1 MHz, $V_{CC} = 5 \text{ V}$	2	pF
_	Isolation resistance <sup>(4)</sup>	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>	
R <sub>IO</sub>	Isolation resistance(4)	V <sub>IO</sub> = 500 V, T <sub>S</sub> = 150°C	>10 <sup>9</sup>	Ω
	Pollution degree		2	
	Climatic category		40/085/21	
UL 1577	,	1	1	
V <sub>ISO</sub>	Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$ , t = 60 s (qualification), $V_{TEST} = 1.2 \times V_{ISO}$ , t = 1 s (100% production)	2500	V <sub>RMS</sub>

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.

- (2) This coupler is suitable for *basic electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (4) All pins on each side of the barrier tied together creating a two-terminal device.

## 6.7 Safety-Related Certifications

VDE	CSA	UL
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to IEC 60950-1 and IEC 61010-1	Certified according to UL 1577 Component Recognition Program
Basic insulation, Maximum Transient Isolation Voltage, 4242 V <sub>PK</sub> Maximum Surge Isolation Voltage, 4000 V <sub>PK</sub> Maximum repetitive peak Isolation Voltage, 566 V <sub>PK</sub>	$3000~V_{RMS}$ Isolation Rating; Reinforced insulation per CSA 61010-1 and IEC 61010-1 150 $V_{RMS}$ working voltage; Basic insulation per CSA 61010-1 and IEC 61010-1 600 $V_{RMS}$ working voltage; Basic insulation per CSA 60950-1 and IEC 60950-1 760 $V_{RMS}$ working voltage	Single protection, 2500 V <sub>RMS</sub>
Certificate number: 40047657	Master contract number: 220991	File number: E181974

# 6.8 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DW-16 PACKAGE							
Is		$R_{\theta JA} = 80.5^{\circ}C/W, V_{I} = 3.6 \text{ V}, T_{J} = 150^{\circ}C,$ $T_{A} = 25^{\circ}C, \text{ see #none#}$			431	mA	
Ts	Maximum safety temperature				150	°C	

(1) The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of I<sub>S</sub> and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance, R<sub>θJA</sub>, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J$  =  $T_A$  +  $R_{\theta JA}$  × P, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$ , where  $V_I$  is the maximum input voltage.



#### **6.9 Electrical Characteristics: Driver**

All typical specs are at  $V_{CC1}$ =3.3V,  $V_{CC2}$ =5V,  $T_A$ =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		I <sub>O</sub> = 0 mA, no load				V
D. ( )	Driver differential-output voltage	$R_L$ = 54 Ω, See Figure 11	1.5	2		V
V <sub>OD</sub>	magnitude	$R_L$ = 100 $\Omega$ (RS-422), See Figure 11	2	2.3		V
		V <sub>test</sub> from –7 V to +12 V, See Figure 12	1.5			V
$\Delta  V_{OD} $	Change in differential output voltage between two states	See Figure 11 and Figure 12	-200		200	mV
V <sub>OC(SS)</sub>	Common-mode output voltage	See Figure 13	1	2.6	3	V
$\Delta V_{OC(SS)}$	change in steady-state common-mode output voltage between two states	See Figure 13	-100		100	mV
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage	See Figure 13		0.5		V
l <sub>l</sub>	Input current	D, DE, V <sub>I</sub> at 0 V or V <sub>CC1</sub>	-10		10	μΑ
		$V_Y$ or $V_Z$ = 12 V, $V_{CC}$ = 0V or 3V, DE = 0V; other input at 0 V			90	μΑ
l <sub>oz</sub>	High-impedance state output current	$V_Y$ or $V_Z$ = -7 V, $V_{CC}$ = 0V or 3V, DE = 0V; other input at 0 V	-10			μΑ
I <sub>OS(P)</sub> (1)	Short-circuit output current	$V_Y$ or $V_Z$ = -7 V to +12 V, Figure 14; Other input at 0 V		300		mA
I <sub>OS(ss)</sub> (1)	Short-circuit output current	$V_Y$ or $V_Z = -7$ V to +12 V, Figure 14; Other input at 0 V	-250		250	mA
C <sub>OD</sub>	Differential output capacitance	V <sub>I</sub> = 0.4 sin (4E6πt) + 0.5 V, DE at 0 V		16		pF

<sup>(1)</sup> This device has thermal shutdown and output current-limiting features to protect in short-circuit fault condition.

#### **6.10 Electrical Characteristics: Receiver**

All typical specs are at  $V_{CC1}$ =3.3V,  $V_{CC2}$ =5V,  $T_A$ =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	$I_{O} = -8 \text{ mA}$			-20	mV
V <sub>IT</sub> _	Negative-going input threshold voltage	I <sub>O</sub> = 8 mA	-200			mV
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )			50		mV
V <sub>OH</sub>	High-level output voltage	V <sub>ID</sub> = 200 mV, I <sub>O</sub> = -8 mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	V <sub>ID</sub> = -200 mV, I <sub>O</sub> = 8 mA			0.4	V
I <sub>O(Z)</sub>	Output high-impedance current	$V_O = 0$ or $V_{CC1}$ , $\overline{RE} = V_{CC1}$	-1		1	μA
		V <sub>A</sub> or V <sub>B</sub> = 12 V, Other input at 0 V		50	100	μΑ
I <sub>A</sub> or I <sub>B</sub>		V <sub>A</sub> or V <sub>B</sub> = 12 V, VCC = 0, Other input at 0 V		60	100	μΑ
Λ υ	Bus input current	V <sub>A</sub> or V <sub>B</sub> = -7 V, Other input at 0 V	-100	-40		μA
		$V_A$ or $V_B = -7$ V, $V_{CC} = 0$ , Other input at 0 V	-100	-30		μΑ
I <sub>IH</sub>	High-level input current, RE	V <sub>IH</sub> = 2 V	-10		10	μΑ
I <sub>IL</sub>	Low-level input current, RE	V <sub>IL</sub> = 0.8 V	-10		10	μA

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



All typical specs are at  $V_{CC1}$ =3.3V,  $V_{CC2}$ =5V,  $T_A$ =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>ID</sub>	Differential input resistance	Measured between A & B	96			kohm
C <sub>ID</sub>	Differential input capacitance	V <sub>1</sub> = 0.4 sin (4E6πt) + 0.5 V		15		pF



# **6.11 Supply Current**

Bus loaded or unloaded (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DRIVER ENABLI			·		
I <sub>CC1</sub> <sup>(1)</sup>	DE & RE = 0V or V <sub>CC1</sub> (Driver and Receiver Enabled or Disabled), D = 0 V or V <sub>CC1</sub> , No load		4.5	8	mA
I <sub>CC2</sub> <sup>(1)</sup>	RE = 0 V or V <sub>CC1</sub> , DE = 0 V (driver disabled), No load		7.5	13	mA
I <sub>CC2</sub> (1)	RE = 0 V or V <sub>CC1</sub> , DE = V <sub>CC1</sub> (driver enabled), D = 0 V or V <sub>CC1</sub> , No load		9	16	mA
CMTI	See Figure 23	25	50		kV/us

<sup>(1)</sup> I<sub>CC1</sub> and I<sub>CC2</sub> are measured when device is connected to external power supplies, V<sub>CC1</sub> & V<sub>CC2</sub>. In this case, D1 & D2 are open and disconnected from external transformer.

# **6.12 Transformer Driver Characteristics**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OSC</sub>	Oscillator frequency	V <sub>CC1</sub> = 3.3 V ± 10%, D1 and D2 connected to transformer	300	400	550	kHz
R <sub>ON</sub>	Switch on resistance	D1 and D2 connected to 50Ω pullup resistors		1	2.5	ohm
t <sub>r_D</sub>	D1, D2 output rise time	$V_{CC1}$ = 3.3 V ± 10%, See Figure 28, D1 and D2 connected to 50-Ω pullup resistors		70		ns
t <sub>f_D</sub>	D1, D2 output fall time	$V_{CC1}$ = 3.3 V ± 10%, See Figure 28, D1 and D2 connected to 50-Ω pullup resistors		80		ns
f <sub>St</sub>	Startup frequency	V <sub>CC1</sub> = 2.4 V, D1 and D2 connected to transformer		350		kHz
t <sub>BBM</sub>	Break before make time delay	$V_{CC1}$ = 3.3 V ± 10%, See Figure 28, D1 and D2 connected to 50-Ω pullup resistors		140		ns

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

# **6.13 Switching Characteristics: Driver**

All typical specs are at  $V_{CC1}$ =3.3V,  $V_{CC2}$ =5V,  $T_A$ =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
500-kbps DEVICES									
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	See Figure 15		205	340	ns			
PWD	Pulse width distortion <sup>(1)</sup> ,  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 15		1.5		ns			
t <sub>r</sub> , t <sub>f</sub>	Differential output rise time and fall time	See Figure 15	120	180	300	ns			
t <sub>PZH</sub>	Propagation delay, high-impedance-to- high-level output	See Figure 16			530	ns			
t <sub>PHZ</sub>	Propagation delay, high-level-to-high-impedance output	See Figure 16			205	ns			
t <sub>PLZ</sub>	Propagation delay, low-level to high- impedance output	See Figure 17			330	ns			
t <sub>PZL</sub>	Propagation delay, standby-to-low-level output	See Figure 17			530	ns			

<sup>(1)</sup> Also known as pulse skew.

# **6.14 Switching Characteristics: Receiver**

All typical specs are at  $V_{CC1}$ =3.3V,  $V_{CC2}$ =5V,  $T_A$ =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
500-kbps DEVICES										
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	See Figure 19		85	115	ns				
PWD	Pulse Skew,  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 19			13	ns				
t <sub>r</sub> , t <sub>f</sub>	Differential output rise time and fall time	See Figure 19		1	4	ns				
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Propagation delay, high-impedance-to- high-level output, Propagation delay, high-impedance-to-low-level output	See Figure 20, DE at 0 V		13	25	ns				
t <sub>PZH</sub> , t <sub>PZL</sub>	Propagation delay, high-level-to-high- impedance output, Propagation delay, low-level to high-impedance output	See Figure 21, DE at 0 V		13	25	ns				

#### **6.15 Insulation Characteristics Curves**




Figure 6-1. Thermal Derating Curve for Safety Limiting Power for DW-16 Package



## **6.16 Typical Characteristics**




Figure 6-2. Supply Current vs Data Rate With No Load




Figure 6-3. Supply Current vs Data Rate With Load




Figure 6-4. Driver Propagation Delay vs Free-Air Temperature




Figure 6-5. Receiver Propagation Delay vs Free-Air Temperature




Figure 6-6. Driver Rise, Fall Time vs Free-Air Temperature




Figure 6-7. Receiver Rise, Fall Time vs Free-Air Temperature




Figure 6-8. Differential Output Voltage vs Load Current




Figure 6-9. Receiver Low-Level Output Current vs Low-Level Output Voltage




Figure 6-10. Receiver High-Level Output Current vs High-Level Output Voltage





Figure 6-11. Bus Input Current vs Input Voltage




#### 7 Parameter Measurement Information



 $\begin{array}{c|c} V_{CC2} \\ \hline 0 \text{ or } 3 \text{ V} & D \\ \hline \\ Z & V_{OD} \\ \hline \\ GND2 & 375 \Omega \\ \hline \end{array} \\ V_{TEST} = \\ -7 \text{ V to } 12 \text{ V} \\ \hline \end{array}$ 

Figure 7-1. Driver  $V_{\text{OD}}$  Test and Current Definitions

Figure 7-2. Driver V<sub>OD</sub> With Common-Mode Loading Test Circuit







Figure 7-3. Test Circuit and Waveform Definitions For The Driver Common-Mode Output Voltage







Figure 7-4. Driver Short-Circuit Test Circuit and Waveforms (Short Circuit applied at Time t=0






Figure 7-5. Driver Switching Test Circuit and Voltage Waveforms




Figure 7-6. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 7-7. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveform




Figure 7-8. Receiver Voltage and Current Definitions




Figure 7-9. Receiver Switching Test Circuit and Waveforms






Figure 7-10. Receiver Enable Test Circuit and Waveforms, Data Output High




Figure 7-11. Receiver Enable Test Circuit and Waveforms, Data Output Low




Figure 7-12. Transient Over-Voltage Test Circuit






Figure 7-13. Common-Mode Transient Immunity Test Circuit




Figure 7-14. Transition Times and Break-Before-Make Time Delay for D1, D2 Outputs

# 8 Detailed Description


#### 8.1 Overview

ISO35T is an isolated full-duplex differential transceiver with integrated transformer driver. The integrated transformer driver supports elegant secondary power supply design. This device is rated to provide galvanic isolation up to 4242  $V_{PK}$  per VDE and 2500  $V_{RMS}$  per UL. It has active-high driver enable and active-low receiver enable to control the data flow. It is suitable for data transmission up to 1 Mbps.

When the driver enable pin, DE, is logic high, the differential outputs Y and Z follow the logic states at data input D. A logic high at D causes Y to turn high and Z to turn low. In this case the differential output voltage defined as  $V_{OD} = V_{(Y)} - V_{(Z)}$  is positive. When D is low, the output states reverse, Z turns high, Y becomes low, and  $V_{OD}$  is negative. When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pulldown resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pullup resistor to  $V_{CC}$ , thus, when left open while the driver is enabled, output Y turns high and Z turns low.

When the receiver enable pin,  $\overline{RE}$ , is logic low, the receiver is enabled. When the differential input voltage defined as  $V_{ID} = V_{(A)} - V_{(B)}$  is positive and higher than the positive input threshold,  $V_{IT+}$ , the receiver output, R, turns high. When  $V_{ID}$  is negative and lower than the negative input threshold,  $V_{IT-}$ , the receiver output, R, turns low. If  $V_{ID}$  is between  $V_{IT+}$  and  $V_{IT-}$  the output is indeterminate. When  $\overline{RE}$  is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of  $V_{ID}$  are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

# 8.2 Functional Block Diagram



#### 8.3 Device Functional Modes

Table 8-1 and Table 8-2 are the function tables for the ISO35T driver and receiver.

**INPUT ENABLE OUTPUTS** Υ Z (D) (DE) Н Н Н 1 L Н L Н Х L hi-Z hi-Z Х **OPEN** hi-Z hi-Z **OPEN** Н L

Table 8-1. Driver Function Table<sup>(1)</sup>

(1) H = High Level, L= Low Level, X = Don't Care, hi-Z = High Impedance (Off)

Table 8-2. Receiver Function Table (1)

DIFFERENTIAL INPUT V <sub>ID</sub> = (V <sub>A</sub> - V <sub>B</sub> )	ENABLE ( RE)	OUTPUT (R)
-0.02 V ≤ V <sub>ID</sub>	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} -0.02 \text{ V}$	L	?
V <sub>ID</sub> ≤ −0.2 V	L	L
X	Н	hi-Z

Submit Document Feedback

Table 8-2. Receiver Function T	「able <sup>(1)</sup> (	(continued)
--------------------------------	------------------------	-------------

DIFFERENTIAL INPUT V <sub>ID</sub> = (V <sub>A</sub> - V <sub>B</sub> )	ENABLE ( RE)	OUTPUT (R)
X	OPEN	hi-Z
Open circuit	L	Н
Short Circuit	L	Н
Idle (terminated) bus	L	Н

(1) H = High Level, L = Low Level, X = Don't Care, hi-Z = High Impedance (Off), ? = Indeterminate

# 8.3.1 Device I/O Schematics




Figure 8-1. Equivalent Circuit Schematics






Figure 8-2. Equivalent Circuit Schematics

# 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

ISO35T is a full-duplex RS-485 transceiver commonly used for asynchronous data transmission. Full-duplex implementation requires two signal pairs (four wires), and allows each node to transmit data on one pair while simultaneously receiving data on the other pair. To eliminate line reflections, each cable end is terminated with a termination resistor, R(T), whose value matches the characteristic impedance, Z0, of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




Figure 9-1. Typical RS-485 Network With Full-Duplex Transceivers

## 9.2 Typical Application




Figure 9-2. Typical Application Circuit

#### 9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

**Table 9-1. Design Parameters** 

PARAMETER	VALUE
Pullup and Pulldown Resistors	1 kΩ to 10 kΩ
Decoupling Capacitors	100 nF

#### 9.2.2 Detailed Design Procedure

### 9.2.2.1 Transient Voltages

Isolation of a circuit insulates it from other circuits and earth so that noise develops across the insulation rather than circuit components. The most common noise threat to data-line circuits is voltage surges or electrical fast transients that occur after installation and the transient ratings of ISO35T are sufficient for all but the most severe installations. However, some equipment manufacturers use their ESD generators to test transient susceptibility of their equipment and can easily exceed insulation ratings. ESD generators simulate static discharges that may occur during device or equipment handling with low-energy but very high voltage transients.

Figure 9-3 models the ISO35T bus IO connected to a noise generator.  $C_{IN}$  and  $R_{IN}$  is the device and any other stray or added capacitance or resistance across the A or B pin to GND2,  $C_{ISO}$  and  $R_{ISO}$  is the capacitance and resistance between GND1 and GND2 of ISO35T plus those of any other insulation (transformer, etc.), and we assume stray inductance negligible. From this model, the voltage at the isolated bus return is shown in Equation 1 and will always be less than 16 V from  $V_N$ .

$$v_{GND2} = v_N \frac{Z_{ISO}}{Z_{ISO} + Z_{IN}}$$
 (1)

If ISO35T is tested as a stand-alone device,  $R_{IN}$ = 6 × 10<sup>4</sup> $\Omega$ ,  $C_{IN}$ = 16 × 10<sup>-12</sup> F,  $R_{ISO}$ = 10<sup>9</sup> $\Omega$  and  $C_{ISO}$ = 10<sup>-12</sup> F.

In Figure 9-3 the resistor ratio determines the voltage ratio at low frequency and it is the inverse capacitance ratio at high frequency. In the stand-alone case and for low frequency, use Equation 2, or essentially all noise appears across the barrier.

$$\frac{v_{GND2}}{v_N} = \frac{R_{ISO}}{R_{ISO} + R_{IN}} = \frac{10^9}{10^9 + 6 \times 10^4}$$
 (2)

At very high frequency, Equation 3 is true and 94% of V<sub>N</sub> appears across the barrier.

$$\frac{v_{GND2}}{v_N} = \frac{\frac{1}{C_{ISO}}}{\frac{1}{C_{ISO}} + \frac{1}{C_{IN}}} = \frac{1}{1 + \frac{C_{ISO}}{C_{IN}}} = \frac{1}{1 + \frac{1}{16}} = 0.94$$
(3)

As long as  $R_{\rm ISO}$  is greater than  $R_{\rm IN}$  and  $C_{\rm ISO}$  is less than  $C_{\rm IN}$ , most of transient noise appears across the isolation barrier, as it should.

We recommend the reader not test equipment transient susceptibility with ESD generators or consider product claims of ESD ratings above the barrier transient ratings of an isolated interface. ESD is best managed through recessing or covering connector pins in a conductive connector shell and installer training.




Figure 9-3. Noise Model

# 9.2.3 Application Curve

At maximum working voltage, ISO3086T isolation barrier has more than 28 years of life.




Figure 9-4. Time-Dependent Dielectric Breakdown Test Results



# 10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, TI recommends a  $0.1-\mu F$  bypass capacitor at input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. This device is used in applications where only a single primary-side power supply is available. Isolated power can be generated for the secondary-side with the help of integrated transformer driver.

# 11 Layout

## 11.1 Layout Guidelines

ON-chip IEC-ESD protection is good for laboratory and portable equipment but never sufficient for EFT and surge transients occurring in industrial environments. Therefore, robust and reliable bus node design requires the use of external transient protection devices. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3-MHz to 3-GHz, high-frequency layout techniques must be applied during PCB design. A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 11-1).

- Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane, and low-frequency signal layer.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.
- Place the protection circuitry close to the bus connector to prevent noise transients from penetrating your board.
- Use V<sub>CC</sub> and ground planes to provide low-inductance. High-frequency currents might follow the path of least inductance and not necessarily the path of least resistance.
- Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- Apply 0.1-µF bypass capacitors as close as possible to the V<sub>CC</sub>-pins of transceiver, UART, and controller ICs on the board.
- Use at least two vias for V<sub>CC</sub> and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
- Use 1-k $\Omega$  to 10-k $\Omega$  pullup and pulldown resistors for enable lines to limit noise currents in these lines during transient events.
- Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.
- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.

If an additional supply voltage plane or signal layer is needed, add a second power and ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

#### Note

For detailed layout recommendations, see Application Note Digital Isolator Design Guide, SLLA284.

Submit Document Feedback

# 11.2 Layout Example




Figure 11-1. Recommended Layer Stack



# 12 Device and Documentation Support

# **12.1 Documentation Support**

#### 12.1.1 Related Documentation

For related documentation see the following:

- Isolated, Full-Duplex, 1-Mbps, 3.3-V to 3.3-V RS-485 Interface (SLUU470)
- Digital Isolator Design Guide (SLLA284)
- Isolation Glossary (SLLA353)

## 12.2 Community Resources

#### 12.3 Trademarks

All trademarks are the property of their respective owners.

## 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback



www.ti.com 18-Aug-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO35TDW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO35TDW	
ISO35TDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO35TDW	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Aug-2023

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO35TDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Aug-2023




### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
ı	ISO35TDWR	SOIC	DW	16	2000	350.0	350.0	43.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Aug-2023

# **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ISO35TDW	DW	SOIC	16	40	506.98	12.7	4826	6.6

7.5 x 10.3, 1.27 mm pitch


SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




#### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated