

August 1991

### Features


- 0.4A and 0.5A, 60V - 100V
- $r_{DS(on)} = 2.4\Omega$  and  $3.2\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

### Description

The IRFD1Z0, IRFD1Z1, IRFD1Z2, and IRFD1Z3 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFD types are supplied in the 4-pin DIP package.

### Package



### Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = +25^\circ\text{C}$ ), Unless Otherwise Specified

	IRFD1Z0	IRFD1Z1	IRFD1Z2	IRFD1Z3	UNITS
Drain-Source Voltage (1) .....	$V_{DS}$ 100	60	100	60	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$ 100	60	100	60	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$ .....	$I_D$ 0.5	0.5	0.4	0.4	A
Pulsed Drain Current .....	$I_{DM}$ 4.0	4.0	3.2	3.2	A
Gate-Source Voltage .....	$V_{GS}$ $\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$ (See Figure 13) .....	$P_D$ 1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 13) .....	0.008	0.008	0.008	0.008	W/ $^\circ\text{C}$
Inductive Current, Clamped .....	$I_{LM}$ 4.0	4.0	3.2	3.2	A
(See Figures 14 and 15, L 100 $\mu\text{H}$ )					
Operating and Storage Junction .....	$T_J, T_{STG}$ -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering .....	$T_L$ 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

#### NOTES:


1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$ .
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

# Specifications IRFD1Z0, IRFD1Z1, IRFD1Z2, IRFD1Z3

## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV <sub>DSS</sub> Drain - Source Breakdown Voltage	IRFD1Z0, 2	100	—	—	V	V <sub>GS</sub> = 0V
	IRFD1Z1, 3	60	—	—	V	I <sub>D</sub> = 250μA
V <sub>GS(th)</sub> Gate Threshold Voltage	ALL	2.0	—	4.0	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA
I <sub>GSS</sub> Gate - Source Leakage Forward	ALL	—	—	500	nA	V <sub>GS</sub> = 20V
I <sub>GSS</sub> Gate - Source Leakage Reverse	ALL	—	—	-500	nA	V <sub>GS</sub> = -20V
I <sub>DSS</sub> Zero Gate Voltage Drain Current	ALL	—	—	250	μA	V <sub>DS</sub> = Max. Rating, V <sub>GS</sub> = 0V
		—	—	1000	μA	V <sub>DS</sub> = Max. Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = 125°C
I <sub>D(on)</sub> On-State Drain Current ②	IRFD1Z0, 1	0.5	—	—	A	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)</sub> max., V <sub>GS</sub> = 10V
	IRFD1Z2, 3	0.4	—	—	A	
R <sub>DS(on)</sub> Static Drain-Source On-State Resistance ②	IRFD1Z0, 1	—	2.2	2.4	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.25A
	IRFD1Z2, 3	—	2.8	3.2	Ω	
g <sub>fs</sub> Forward Transconductance ②	ALL	0.25	0.35	—	S (Ω)	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)</sub> max., I <sub>D</sub> = 0.25A
C <sub>iss</sub> Input Capacitance	ALL	—	50	—	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0 MHz See Fig. 9
C <sub>oss</sub> Output Capacitance	ALL	—	20	—	pF	
C <sub>rss</sub> Reverse Transfer Capacitance	ALL	—	5.0	—	pF	
t <sub>d(on)</sub> Turn-On Delay Time	ALL	—	10	20	ns	V <sub>DD</sub> = 0.5 BV <sub>DSS</sub> , I <sub>D</sub> = 0.25A, Z <sub>o</sub> = 50Ω See Fig. 16 (MOSFET switching times are essentially independent of operating temperature.)
t <sub>r</sub> Rise Time	ALL	—	15	25	ns	
t <sub>d(off)</sub> Turn-Off Delay Time	ALL	—	15	25	ns	
t <sub>f</sub> Fall Time	ALL	—	10	20	ns	
Q <sub>g</sub> Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	2.0	3.0	nC	
Q <sub>gs</sub> Gate-Source Charge	ALL	—	1.0	—	nC	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.2A, V <sub>DS</sub> = 0.8 Max. Rating. See Fig. 17 for test circuit. (Gate charge is essentially independent of operating temperature.)
Q <sub>gd</sub> Gate-Drain ("Miller") Charge	ALL	—	1.0	—	nC	
L <sub>D</sub> Internal Drain Inductance	ALL	—	4.0	—	nH	
L <sub>S</sub> Internal Source Inductance	ALL	—	6.0	—	nH	Measured from the source lead, 2.0mm (0.08 in.) from package to source bonding pad.

Modified MOSFET symbol showing the internal device inductances.



### Thermal Resistance

R <sub>thJA</sub> Junction-to-Ambient	ALL	—	—	120	°C/W	Free Air Operation
---------------------------------------	-----	---	---	-----	------	--------------------

### Source-Drain Diode Ratings and Characteristics

I <sub>S</sub> Continuous Source Current (Body Diode)	IRFD1Z0, 1	—	—	0.5	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	IRFD1Z2, 3	—	—	0.4	A	
I <sub>SM</sub> Pulse Source Current (Body Diode)	IRFD1Z0, 1	—	—	4.0	A	
	IRFD1Z2, 3	—	—	3.2	A	
V <sub>SD</sub> Diode Forward Voltage ②	IRFD1Z0, 1	—	—	1.4	V	T <sub>A</sub> = 25°C, I <sub>S</sub> = 0.5A, V <sub>GS</sub> = 0V
	IRFD1Z2, 3	—	—	1.3	V	T <sub>A</sub> = 25°C, I <sub>S</sub> = 0.4A, V <sub>GS</sub> = 0V
t <sub>rr</sub> Reverse Recovery Time	ALL	—	100	—	ns	T <sub>J</sub> = 150°C, I <sub>F</sub> = 0.5A, dI <sub>F</sub> /dt = 100A/μs
Q <sub>RR</sub> Reverse Recovered Charge	ALL	—	0.2	—	μC	T <sub>J</sub> = 150°C, I <sub>F</sub> = 0.5A, dI <sub>F</sub> /dt = 100A/μs
t <sub>on</sub> Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .				

① T<sub>J</sub> = 25°C to 150°C.      ② Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%.

# IRFD120, IRFD121, IRFD122, IRFD123




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Typical Transconductance Vs. Drain Current





Fig. 6 - Typical Source-Drain Diode Forward Voltage


**4**

**N-CHANNEL  
POWER MOSFETS**


# IRFD1Z0, IRFD1Z1, IRFD1Z2, IRFD1Z3




**Fig. 7 – Breakdown Voltage Vs. Temperature**




**Fig. 8 – Normalized On-Resistance Vs. Temperature**




**Fig. 9 – Typical Capacitance Vs. Drain-to-Source Voltage**



**Fig. 10 – Typical Gate Charge Vs. Gate-to-Source Voltage**



**Fig. 11 – Typical On-Resistance Vs. Drain Current**



**Fig. 12 – Maximum Drain Current Vs. Case Temperature**

IRFD120, IRFD121, IRFD122, IRFD123




Fig. 13 - Power Vs. Temperature Derating Curve




Fig. 14 - Clamped Inductive Test Circuit




Fig. 15 - Clamped Inductive Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit